The analysis of transient waveform and common mode noise on differential broadside-coupled delay lines

References

• Bogatin E. Signal integrity-simplified (Hall modern semiconductor design series’ sub series: PH signal integrity library). Englewood Cliffs (NJ): Prentice-Hall; 2003.
   Google Scholar
• Fan J, Ye X, Kim J, et al. Signal integrity design for high-speed digital circuits: progress and directions. IEEE Trans Electromagn Compat. 2010;52:392–400.
   Web of Science ®Google Scholar
• Wu T, Chuang H, Wang T. Overview of power integrity solutions on package and PCB: decoupling and EBG isolation. IEEE Trans Electromagn Compat. 2010;52:346–356.10.1109/TEMC.2009.2039575
   Web of Science ®Google Scholar
• Fornberg P, Kanda M, Lasek C, et al. The impact of a nonideal return path on differential signal integrity. IEEE Trans Electromagn Compat. 2002;44:11–15.10.1109/15.990705
   Web of Science ®Google Scholar
• Wu RB, Chao FL. Laddering wave in serpentine delay line. IEEE Trans Comp Pkg Manuf Technol B. 1995;18:644–650.
   Google Scholar
• Wu RB, Chao FL. Flat spiral delay line design with minimum crosstalk penalty. IEEE Trans Comp Pkg Manuf Technol B. 1996;19:397–402.
   Google Scholar
• Guo WD, Shiue GH, Wu RB. Comparison between serpentine and flat spiral delay lines on transient reflection/transmission waveforms and eye diagram. IEEE Trans Microw Theory Tech. 2006;54:1379–1387.
   Web of Science ®Google Scholar
• Novak I, Eged B, Hatvani L. Measurement by vector-network analyzer and simulation of crosstalk reduction on printed circuit boards with additional center traces. In: Proceedings of IEEE Instrumentation and Measurement Technology Conference; 1993 May; Irvine (CA). p. 269–274.
   Google Scholar
• Ladd DN, Costache GI. SPICE simulation used to characterize the cross-talk reduction effect of additional tracks grounded with vias on printed circuit boards. IEEE Trans Circuits Syst II: Analog Digital Process. 1992;39:342–347.10.1109/82.145291
   Google Scholar
• Suntives A, Khajooeizadeh A, Abhari R. Using via fences for crosstalk reduction in PCB circuits. In: Proceedings of IEEE International Symposium on Electromagnetic Compatibility; 2006 Aug; Portand (OR). p. 34–37.
   Google Scholar
• Huang WT, Lu CH, Lin DB. Suppression of crosstalk using serpentine guard trace vias. Prog Electromagn Res. 2010;109:37–61.
   Web of Science ®Google Scholar
• Lee K, Lee H-B, Jung H-K, et al. A serpentine guard trace to reduce the far-end crosstalk voltage and the crosstalk induced timing jitter of parallel microstrip lines. IEEE Trans Adv Packag. 2008;31:809–817.
   Google Scholar
• Chiu PW, Shiue GH. The impact of guard trace with open stub on time-domain waveform in high-speed digital circuits. In Proceedings of IEEE 18th Conference Electrical Performance Electronic Package System; 2009 Oct; Portland (OR). p. 219–212.
   Google Scholar
• Shiue GH, Chao CY, Wu RB. Guard trace design for improvement on transient waveform and eye diagrams of serpentine delay line. IEEE Trans Adv Packag. 2010;33:1051–1060.
   Google Scholar
• Shiue GH, Shiu JH. Comparisons of improvements on time-domain transmission waveform and eye diagram for flat spirral delay line between two types guard traces in high-speed digital circuits. Prog Electromagn Res B. 2011;31:89–115.10.2528/PIERB11041702
   Google Scholar
• Shiue GH, Shiu JH, Chiu PW, et al. Improvements of time-domain transmission waveform and eye diagram of serpentine delay line using open-stub type guard traces in embedded microstrip line. IEEE Trans Comp Packag Manuf Technol. 2011;1:1706–1717.
   Web of Science ®Google Scholar
• Shiue GH, Kao YH, Hsu CM, et al. Common-mode noise reduction schemes for weakly coupled differential serpentine delay microstrip lines. IEEE Trans Comp Packag Manuf Technol. 2013;3:1016–1027.
   Web of Science ®Google Scholar
• Shiue GH, Yeh CL, Liao HY, et al. Significant reduction of common-mode noise in weakly coupled differential serpentine delay microstrip lines using different-layer-routing-turned traces. IEEE Trans Comp Packag Manuf Technol. 2014;4:1671–1683.
   Web of Science ®Google Scholar
• Hall SH, Hall GW, McCall JA. High-speed digital system design, a handbook of interconnect theory and design practices. New York (NY): Wiley; 2000.
   Google Scholar
• Sharawi MS. Practical issues in high speed PCB design. IEEE Potentials. 2004;23:24–27.
   Google Scholar
• Weeks WT. Calculation of coefficients of capacitance of multiconductor transmission lines in the presence of a dielectric interface. IEEE Trans Microw Theory Tech. 1970;MTT-18:35–43.
   Google Scholar
• Shiue GH, Shiu JH, Tsai YC, et al. Analysis of common-mode noise for weakly coupled differential serpentine delay microstrip line in high-speed digital circuits. IEEE Trans Electromagn Compat. 2012;54:655–666.10.1109/TEMC.2011.2173765
   Web of Science ®Google Scholar