Advanced search
Publication Cover
Journal of Electromagnetic Waves and Applications Volume 35, 2021 - Issue 2
Submit an article Journal homepage
51
Views
0
CrossRef citations to date
0
Altmetric
Articles

TAN modelling of HH-shape microstrip interconnect tree

Rivo Randriatsiferanaa University of La Reunion, LE2P Lab, Saint Denis, FranceORCID Iconhttps://orcid.org/0000-0001-8630-2971View further author information
ORCID Icon,
Lucius Ramifidisoab ENSET, University of Antsiranana, Antsiranana, MadagascarView further author information
,
Sébastien Lalléchèrec Université Clermont Auvergne (UCA), CNRS, SIGMA Clermont, Institut Pascal, Aubière, FranceORCID Iconhttps://orcid.org/0000-0001-7517-672XView further author information
ORCID Icon,
Zhifei Xud EMC Laboratory, Missouri University of Science and Technology, Rolla, MO, USACorrespondence[email protected]
View further author information
&
Blaise Raveloe Nanjing University of Information and Science Technology, Nanjing, People’s Republic of ChinaORCID Iconhttps://orcid.org/0000-0001-7334-5016View further author information
ORCID Icon
Pages 139-149 | Received 22 Apr 2020, Accepted 21 Sep 2020, Published online: 05 Oct 2020

References

  • Beyene W. Design and analysis of high-speed links. Tutorial, Proc. of 17th IEEE Workshop on Signal and Power Integrity, Paris, France, 12–15 May 2013.
  • Ho C-Y, Chen K-S, Horng T-S, et al. Prediction od radiated emissions from microstrip components for RF/microwave circuits using measurement of common-mode current. JEMWA. 2013;27:2355–2365.
  • Plaza B, Ramajo O, Lopez D, et al. Assessment of FEM simulations in EMC test setups for small aeronautical platforms. JEMWA. 2013;27:2355–2365.
  • Eudes T, Ravelo B, Louis A. Transient response characterization of the high-speed interconnection RLCG-model for the signal integrity analysis. PIER. 2011;112:183–197. doi: 10.2528/PIER10111805
  • Jun F, Xiaoning Y, Kim J, et al. Signal integrity design for high-speed digital circuits: progress and directions. IEEE Tran EMC. May 2010;52(2):392–400.
  • Chanodia I, Velenis D. Effects of crosstalk noise on H-tree clock distribution networks. Proc. IEEE Int. Symp. on CAS 2006, Vol. 4, Island of Kos, Greece, pp. 5627–5630, 21–24 May 2006.
  • Loo W-K, Tan K-S, Teh Y-K. A study and design of CMOS H-tree clock distribution network in system-on-chip. Proc. 8th IEEE Int. Conf. on ASIC, Changsha, Hunan, China, pp. 411–414, Oct. 2009.
  • Eudes T, Ravelo B. Analysis of multi-gigabits signal integrity through clock H-tree. Int J Circ Theor Appl. May 2013;41(5):535–549. doi: 10.1002/cta.818
  • Wang SL, Chang YW. Delay modeling for buffered RLY/RLC trees. Proc. 2005 IEEE Int. Symp. on VLSI Design, Automation and Test (VLSI-TSA), Hsinchu, Taiwan, pp. 237–240, 25–27 Apr. 2005.
  • Rizzoli V, Costanzo A, Mastri F, et al. A general SPICE model for arbitrary linear dispersive multiport components described by frequency-domain data. Proc. 2003 IEEE MTT-S Int. Mic.Symp. Dig., vol. 1, Philadelphia, PA, USA, 8–13 June 2003, pp. 9–12.
  • https://www.keysight.com/fr/en/products/software/pathwave-design-software/pathwave-ad-vanced-design-system.html, available online.
  • https://www.3ds.com/fr/produits-et-services/simulia/produits/cst-studio-suite/, available online.
  • Kron G. Tensor analysis of networks. New York: Wiley; 1939.
  • Maurice O, Reineix A, Hoffmann P, et al. A formalism to compute the electromagnetic compatibility of complex networks. Adv Appl Sci Res. 2011;2(5):439–448.
  • Maurice O. Elements of theory for electromagnetic compatibility and systems. Aix en Provence: Bookelis; 2017.
  • Cholachue C, Ravelo B, Simoens A, et al. Fast S-parameter TAN model of n-port lumped structures. IEEE Access. Dec. 2019;7(1):72505–72517. doi: 10.1109/ACCESS.2019.2919384
  • Gupta KC, Garg R, Bahl I. Microstrip lines and slotlines. Dedham: Artech; 1979.
  • Hammerstad E, Jensen O. Accurate models for microstrip computer aided design. in Proc. 1980 IEEE MTT-S Int. Microwave Symp. Digest, Washington, DC, USA, 28–30 May 1980, pp. 407–409.
  • Frickey DA. Conversions between S, Z, Y, h, ABCD, and T parameters which are valid for complex source and load impedances. IEEE Trans MTT. Feb. 1994;42(2):205–211. doi: 10.1109/22.275248
  • Dorfler F, Bullo F. Kron reduction of graphs with applications to electrical networks. arXiv:1102.2950v1, February 2011, pp. 1–28.
  • Cooman A. Electrical network representations. arXiv:1607.03642v2, July 2016, pp. 1–3.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Order Reprints Request Corporate Permissions

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

Request Academic Permissions

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.

Related research

People also read lists articles that other readers of this article have read.

Recommended articles lists articles that we recommend and is powered by our AI driven recommendation engine.

Cited by lists all citing articles based on Crossref citations.
Articles with the Crossref icon will open in a new tab.