References
- A. Modelli, Reliability of thin dielectric for non-volatile applications. Microelectron. Eng. 48, 403 (1999).
- K. Kim, et al., Memory Technologies for sub-40nm Node. IEDM Tech. Dig. 27–30 (2007).
- B. Eitan, et al., NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cell. IEEE Electron Device Lett. 21, 543 (2000).
- G. Gay, et al., Performance and Modeling of Si-Nanocrystal Double-Layer Memory Devices With High-k Control Dielectrics. IEEE Transactions on Electron Devices 59, 4 (2012).
- C.X. Zhu, et al., Effect of bandgap engineering on the performance and reliability of a high-k based nanoscale charge trap flash memory. J. Phys. D: Appl. Phys. 45, 065104 (2012).
- D.U. Lee, et al., Low operation voltage and high thermal stability of a WSi2 nanocrystal memory device using an Al2O3/HfO2/Al2O3 tunnel layer. Appl. Phys. Lett. 100, 072901 (2012).
- Z.G. Xu, et al., Effects of high temperature O2 annealing on Al2O3 blocking layer and Al2O3/Si3N4 interface for MANOS structure. J. Phys. D: Appl. Phys. 45, 185103 (2012).
- L. Jin, et al., Effect of high temperature annealing on the performance of MANOS charge trapping memory. Sci China Tech Sci. 55, 4 (2012).
- H. Kim, et al., Effects of crystallization on the electrical properties of ultrathin HfO2 dielectrics grown by atomic layer deposition. Appl. Phys. Lett. 82, 106 (2003).
- Z.W. Zheng et al., Improved speed and data retention characteristics in flash memory using a stacked HfO2/Ta2O5 charge-trapping layer. Semicond. Sci. Technol. 26, 105015 (2011).