References
- C. Leyris, F. Martinez, A. Hoffmann, N-MOSFET oxide trap characterization induced by nitridation process using RTS noise analysis. Microelectronics Reliability, 47, 41–45 (2007).
- N. Raghavan, K.L. Pey, W. Liu, Post break down Gate-Current Low-Frequency Noise Spectrum as a Detection Tool for High-κ and Interfacial Layer Breakdown. IEEE Electron Device Letters, 31(9):1035–1037(2010).
- H.C. Ma, Y.L. Chou, J.P. Chiu, A Novel Random Telegraph Signal Method to Study Program/Erase Charge Lateral Spread and Retention Loss in a SONOS Flash Memory. IEEE Transactions on Electron Devices, 58(3), 623–630 (2011).
- Z.C. Butler, P. Vasina, N.V. Amarasinghe, A Method for Locating the Position of Oxide Traps Responsible for Random Telegraph Signals in Submicron MOSFET's. IEEE Transactions on Electron Devices, 47(3), 646–648 (2000).
- S. Yang, H. Lee, H. Shin, Simultaneous Extraction of Locations and Energies of Two Independent Traps in Gate Oxide From Four-Level Random Telegraph Signal Noise, Japanese Journal of Applied Physics, 47(4), 2606–2609 (2008).
- B. Oh, H.J. Cho, H. Kim, Characterization of an Oxide Trap Leading to Random Telegraph Noise in Gate-Induced Drain Leakage Current of DRAM Cell Transistors, IEEE Transactions on Electron Devices, 58(6), 1741–1747 (2011).
- G. Servalli, D. Brazzelli, E. Camerlenghi, A 65 nm NOR flash technology with 0.042μm2 cell size for high performance multilevel application. in IEDM Tech. Dig. 845–852 (2005).
- S.N. Keeney, M. Gill, and D. Sweetman, Nonvolatile Memory Technologies With Emphasis on Flash: A Comprehensive Guide to Understanding and Using NVM Devices. J.E. Brewer and M. Gill Eds. New York, NY, USA: Wiley, 197–200 (2008).
- H.F. Chiu, S.L. Wu, Y.S. Chang, Impact of oxygen annealing on high-k gate stack defects characterized by random telegraph noise. Applied Physics Letter, 101(12), 122105 (2012)
- M.H. Lin, E.R. Hsieh, S.S Chung, A New Observation of Strain-Induced Slow Traps in Advanced CMOS Technology with Process-Induced Strain Using Random Telegraph Noise Measurement. in VLSI Tech. Dig., 52–53 (2009).
- J. Hauser, CVC ©1996 NCSU Software, Version 3.0, Dept. Elect. Comput. Eng., North Carolina State Univ., Raleigh, NC.