Publication Cover
Integrated Ferroelectrics
An International Journal
Volume 167, 2015 - Issue 1
153
Views
0
CrossRef citations to date
0
Altmetric
Original Articles

Design and Simulation of FeFET-Based Lookup Table

, , , , &
Pages 62-68 | Received 21 Apr 2015, Accepted 21 Apr 2015, Published online: 21 Dec 2015

References

  • T. Phillips, T. MacLeod and F.D. Ho, MFSFET NAND Gate Switching Time Analysis, Integrated Ferroelectrics 89, 180–188 (2007).
  • Y.C. Chen, H. Li, and W. Zhang, A novel peripheral circuit for RRAM-based LUT. IEEE International Symposium on Circuits and Systems (ISCAS), 1811–1814 (2012).
  • W.F. Li, J.F. Kang, X.Y. Liu, G. Du, R.Q. Han, Y.Y. Wang, and T.P. Ma, Improved program mode for memory array based on ferroelectric-gate field-effect transistor. In Solid-State and Integrated Circuit Technology, 812–814 (2006).
  • R. Sayyah, M. Hunt, and F.D. Ho, A physically-derived nonquasi-static model of ferroelectric amplifiers for computer-aided device simulation–Part II: The ferroelectric common-source and common-gate amplifiers. Solid-State Electronics 86, 58–63 (2013).
  • S. Tanakamaru, T. Hatanaka, R. Yajima, M. Takahashi, S. Sakai, and K. Takeuchi, A 0.5 V operation, 32% lower active power, 42% lower leakage current, ferroelectric 6T-SRAM with VTH self-adjusting function for 60% larger Static Noise Margin. Electron Devices Meeting (IEDM), IEEE International, 1–4 (2009).
  • M. Takahashi, T. Horiuchi, Q.H. Li, S. Wang, K.Y. Yun, and S. Sakai, Basic operation of novel ferroelectric CMOS circuits. Electronics Letters, 44, (10), 467–469 (2008).
  • H.T. Lue, C.J. Wu, and T.Y. Tseng, Device modeling of ferroelectric memory field-effect transistor (FeMFET). Electron Devices, IEEE Transactions on, 49, (10), 1790–1798 (2002).
  • P. Chow, S.O. Seo, J. Rose, K. Chung, G. Páez-Monzón, and I. Rahardja, The design of an SRAM-based field-programmable gate array. I. Architecture. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 7, (2), 191–197 (1999).
  • S. Wang, M. Takahashi, Q.H. Li, K. Takeuchi, and S. Sakai, Operational method of a ferroelectric (Fe)-NAND flash memory array. Semiconductor Science and Technology, 24, (10), 105029 (2009)
  • T. Hatanaka, R. Yajima, T. Horiuchi, S.Y. Wang, X.Z. Zhang, M. Takahashi, S. Sakai, and K. Takeuchi, Ferroelectric(Fe)-NAND flash memory with non-volatile page buffer for data center application enterprise solid-state drives(SSD). VLSI Circuits, 78–79 (2009).

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.