Real-time hardware implementation of a speed FSBMA used in H.264/AVC

References

• Yahi A, Toumi S, Messaoudi K, et al. Hardware implementation for a new design of the VBSME Used in H.264/AVC. In: International Conference on Control Decision and Information Technologies (CoDIT), Metz, France; IEEE; 2014. p. 658–662.
   Google Scholar
• Chen J, Villasenor J, He Y, et al. Parallel fast inter mode decision for H.264/AVC encoding. J. Vis. Commun. Image R. 2013;24:1443–1449.10.1016/j.jvcir.2013.10.003
   Web of Science ®Google Scholar
• Richardson IE. The H.264 advanced video compression standard. Chichester: John Wiley & Sons; 2010.10.1002/9780470989418
   Google Scholar
• Liu Z, Song Y, Shao M, et al. HDTV1080p H.264/AVC encoder chip design and performance analysis. IEEE J. Solid-State Circuits 2009;44:594–608.10.1109/JSSC.2008.2010797
   Web of Science ®Google Scholar
• Porto R, Agostini L, Bampi S. Hardware design of the H.264/AVC variable block size motion estimation for real-time 1080HD video encoding. In: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI; Florida, USA; 2009. p. 115–120.10.1109/ISVLSI.2009.11
   Google Scholar
• Moorthy T, Chen PP, Ye Y. A scalable architecture for H.264/AVC variable block size motion estimation on FPGAs. WSEAS Trans. Signal Process. 2011;7:23–33.
   Google Scholar
• Elhamzi W, Dubois J, Miteran J, et al. An efficient low-cost FPGA implementation of a configurable motion estimation for H.264 video coding. J. Real-Time Image Process. 2012;9:19–30.
   Web of Science ®Google Scholar
• Barjatya A, Block matching algorithms for motion estimation, DIP 6620 Spring Final Project Paper 1 (2004).Utah, USA; Utah State University 2004. p. 1–6.
   Google Scholar
• Chen MJ, Chen LG, Chiueh TD. One-dimensional full search motion estimation algorithm for video coding. IEEE Trans. Circuits Syst. Video Technol. 1994;4:504–509.10.1109/76.322998
   Web of Science ®Google Scholar
• Roma N, Dias T, Sousa L. Customisable core-based architectures for real-time motion estimation on FPGAs. In: Field Programmable Logic and Application, 13th International Conference, FPL; Lisbon, Portugal; 2003 September; p. 745–754.
   Google Scholar
• Khtiri M, Kadionik P, Lévi H, et al. An FPGA implementation of motion estimation algorithm for H.264/AVC. In: 5th International Symposium on Communications and Mobile Network (ISVC), (2010), Rabat, Maroc; IEEE; 2010 Oct.
   Google Scholar
• Chen C-Y, Chien S-Y, Huang Y-W, et al. Analysis and architecture design of variable block-size motion estimation for H.264/AVC. IEEE Trans. Circuits Syst. I: Regul. Pap. 2006;53:578–593.10.1109/TCSI.2005.858488
   Web of Science ®Google Scholar
• Huang YW, Wang TC, Hsieh BY, et al. Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264. In: Proceedings of the 2003 IEEE International Symposium on Circuits and Systems. Vol. 2; Bangkok, Thailand; 2003 May. p. II796–II799.
   Google Scholar
• Kim M, Hwang I, Chae SI. A fast vlsi architecture for full search variable block size motion estimation in MPEG-4 AVC/H.264. In: Proceedings of the 2005 Asia and South Pacific Design Automation Conference . Vol. 1; Shanghai, China; 2005 Jan; p. 631–634.
   Google Scholar
• Azadfar MM. Implementation of a optimized systolic array architecture for FSBMA using FPGA for real-time applications. IJCSNS Int. J. Comput. Sci. Network Secur. 2008;8:46–51.
   Google Scholar
• Wei C, Hui H, Jiarong T, et al. A high-performance reconfigurable VLSI architecture for vbsme in H.264. IEEE Trans. Consum. Electron. 2008;54:1338–1345.10.1109/TCE.2008.4637625
   Web of Science ®Google Scholar
• Ruiz GA, Michell JA. An efficient VLSI processor chip for variable block size integer motion estimation in H.264/AVC. J. Sig. Proc.: Image Commun. 2011;26:289–303.
   Web of Science ®Google Scholar
• Hisham C, Komal K, Mishra AK. Low poser and less area architecture for integer motion estimation. Int. J. Electr. Comput. Energ. Electron. Commun. Eng. 2009;3:1054–1060.
   Google Scholar
• Gu M, Yu N, Zhu L, et al. High throughput and cost efficient VLSI architecture of integer motion estimation for H.264/AVC. J. Comput. Inf. Syst. 2011;7:1310–1318.
   Google Scholar
• Ding LF, Chien SY, Chen LG. 720×480 30fps efficient prediction core chip for stereo video hybrid coding system. In: Asian Solid-State Circuits Conference IEEE; Hsinchu, Taïwan; 2005. p. 529–532.
   Google Scholar
• Campos AM, Merelo FJB, Peiro MAM, et al. Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management. Microprocessor. Microsyst. 2007;32:68–78.
   Web of Science ®Google Scholar
• Marpe D, Wiegand T, Sullivan GJ. The H.264/MPEG4 advanced video coding standard and its applications. IEEE Commun. Mag. 2006;6:134–143.
   Web of Science ®Google Scholar