References
- Rahman MMH, Sato Y, Inoguchi Y. High performance hierarchical torus network under adverse traffic patterns. J Netw. 2012;7(3):456–467. Academy Publisher.
- Ridge National Laboratory Oak. https://newatlas.com/oak-ridge-most-powerful-supercomputer-summit/54982/. Last accessed 23 June 2018.
- Haohuan Fu, Liao J, Yang J, et al. The sunway taihulight supercomputer System and Applications. Sci China Inform Sci. 2016;59:072001. doi: https://doi.org/10.1007/s11432-016-5588-7
- Nagel WE. From TERA- to PETA- to EXA-scale computing: what does that mean for our community? Keynote speech in the 10th IASTED PDCN, Innsbruck, Austria, 2011.
- Francisco J. Andujar, Villar JA, Sanchez JL, et al. N-Dimensional twin torus topology. IEEE Trans Comput. 2015;64(10):2847–2861. doi: https://doi.org/10.1109/TC.2014.2378267
- Dally WJ. Performance analysis of k-ary n-cube interconnection networks. IEEE Trans Comput. 1990;39(6):775–785. doi: https://doi.org/10.1109/12.53599
- Moudi M, Othman M, Lun KY, et al. x-Folded TM: an efficient topology for interconnection networks. J Netw Comput Appl. 2016;73:27–34. Elsevier. doi: https://doi.org/10.1016/j.jnca.2016.07.009
- Prasad N, Mukherjee P, Chattopadhyay S, et al. Design and evaluation of ZMesh topology for on-chip interconnection networks. J Parallel Distrib Comput. 2018;113:17–36. Elsevier. doi: https://doi.org/10.1016/j.jpdc.2017.10.011
- Camarero C, Martnez C, Beivide R. L-Networks: a topological model for regular 2D interconnection networks. IEEE Trans Comput. 2013;67(7):1362–1375. doi: https://doi.org/10.1109/TC.2012.77
- Faisal FA, Rahman MMH, Inoguchi Y. A new power efficient high performance interconnection network for many-core processors. J Parallel Distrib Comput. 2017;101:92–102. Elsevier. doi: https://doi.org/10.1016/j.jpdc.2016.11.007
- Rahman MMH, Shah A, Fukushi M, et al. HTM: a new hierarchical interconnection network for future generation parallel computers. IETE Tech Rev. 2016;33(2):93–104. doi: https://doi.org/10.1080/02564602.2014.959080
- Lai PL, Hsu HC, Tsai CH, et al. A class of hierarchical graphs as topologies for interconnection networks. Theor Comput Sci. 2010;411(3):2912–2924. doi: https://doi.org/10.1016/j.tcs.2010.04.022
- Dongarra JJ, Meuer HW, Strohmaier E. TOP500 supercomputer sites. Available from: www.top500.org. Last accessed 28 June 2018.
- Jack Dongarra. Report on the sunway taihulight system, Oak Ridge National Laboratory, June 2016.
- Awal MR, Rahman MMH, Akhand MAH. A new hierarchical interconnection network for future generation parallel computer. Proc of 16th Int'l Conf Comput Inform Technol. 2014; p. 314–319.
- Awal MR, Rahman MMH, Nor RM, Sembok TMT, Akhand MAH. Architecture and networkon-chip implementation of a new hierarchical interconnection network. J Circuit Syst Comp. 2015;24(2):1–21.
- Awal MR, Rahman MMH, Nor RM, et al. A new derivative of midimew-connected mesh network. Adv Intell Syst Comput Springer. 2014;265:203–212. doi: https://doi.org/10.1007/978-3-319-06538-0_20
- Awal MR, Rahman MMH, Nor RM, et al. A new assignment of free links in midimew connected mesh network. Proc. of the 1st EICT, IEEE; 2014.p. 358–363.
- Hag Aay, Hafizur Rahman RM, Nor MM, et al. Dynamic communication performance of a horizontal midimew connected mesh network. Int J Adv Comput Technol (IJACT). 2016;8(1):31–40.
- Sarkar D. Cost and time-cost effectiveness of multiprocessing. IEEE Trans Parallel Distributed Syst. 1993;4(6):704–712. doi: https://doi.org/10.1109/71.242152
- Moudi M, Othman M, Lun KY, et al. Mathematical modeling of wormhole-routed x-Folded TM topology in the presence of uniform traffic. In: Shi Y, Fu H, Tian Y, Krzhizhanovskaya VV, Lees MH, Dongarra J, Sloot PMA, editors. Computational Science – ICCS 2018. Vol. 10862. Wuxi, China: LNCS Springer; 2018. p. 358–365.
- Candel F, Petit S, Sahuquillo J, et al. Accurately modeling the on-chip and off-chip GPU memory subsystem. Future Gener Comput Syst. 2018;82:510–519. doi: https://doi.org/10.1016/j.future.2017.02.012