Design considerations and optimisation of clock circuit for ultra-low power sub-threshold applications

References

• Ahmad, S., M. Gupta, N. Aslam, and M. Hasan. 2016. “Single-Ended Schmitt – Trigger-Based Robust Low-Power Static RAM Cell.” IEEE Transaction on VLSI Systems 24 (8): 2634–2642. doi:10.1109/TVLSI.2016.2520490.
   Web of Science ®Google Scholar
• Aitoumeri, A., A. Bouyahyaoui, and M. Alami. 2018. “5.18–7.42 GHz LC-VCO in Subthreshold Regime with Low Power Low Phase Noise and Immunity to PVT Variations in 130 Nm CMOS Technology”, Springer.” Analog Integrated Circuits and Signal Processing 95 (1): 67–82. doi:10.1007/s10470-018-1119-3. April 2018.
   Web of Science ®Google Scholar
• Bae, J., S. Radhapuram, I. Jo, T. Kihara, and T. Matsuoka. 2015. “A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO with Resistive Biasing”, Scientific Research Publishing.” Circuits and Systems 6 (5): 136–142. doi:10.4236/cs.2015.65014.
   Google Scholar
• Baker, J. 2010. “CMOS Circuit Design, Layout, and Simulation.” In IEEE Press Series on Microelectronics System. 3rd ed. 561–563. Piscataway, NJ: John Wiley & Sons, Inc., Publication.
   Google Scholar
• Berkeley Predictive Technology Model (PTM). 2008. [Online]. 30 September 2008 Available: http://www.eas.asu.edu/ptm
   Google Scholar
• Chaturvedi, R., and J. Hu. 2004. “Buffered Clock Tree for High Quality IC Design”, International Symposium on Signals, Circuits and Systems, Proceedings, SCS 2003 (Cat. No. 03EX720), IEEE, San Jose, CA. doi:10.1109/ISQED.2004.1283704.
   Google Scholar
• Choudhary, S., and S. Qureshi. 2010. “Design, Modelling and Simulation of H Tree Clock Distribution Network.” Australian Journal of Electrical & Electronics Engineering 7 (3): 257–264. doi:10.1080/1448837X.2010.11464277.
   Google Scholar
• Dokic, B., and A. Pajkanovic. 2016. “Conventional and Sub-Threshold Operation Regimes of CMOS Digital Circuits.” Automatika, Journal for Control, Measurement, Electronics, Computing and Communications 57 (3): 782–792.
   Google Scholar
• Friedman, E. G. 2001. “Clock Distribution Networks in Synchronous Digital Integrated Circuits.” Proceedings of IEEE 89 (5): 665–692. doi:10.1109/5.929649.
   Web of Science ®Google Scholar
• Ghavami, B., H. Pedram, and M. Najibi. 2009. “An EDA Tool for Implementation of Low Power and Secure Crypto-Chips.” Elsevier, Computer and Electrical Engineering 35 (2): 244–257. doi:10.1016/j.compeleceng.2008.06.014.
   Web of Science ®Google Scholar
• Ismail, Y. I., and E. G. Friedman. 2000. “Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 (2): 195–206. doi:10.1109/92.831439.
   Web of Science ®Google Scholar
• Jalil, J., M. Reaz, and M. Ali. 2013. “CMOS Differential Ring Oscillators: Review of the Performance of CMOS ROs in Communication Systems.” IEEE Microwave Magazine 14 (5) (July): 97–109. doi:10.1109/MMM.2013.2259401.
   Web of Science ®Google Scholar
• Jamal, O., and A. Naeemi, 2010. “Evolutionary and Revolutionary Interconnect Technologies for Performance Enhancement of Sub-Threshold Circuits.” International Interconnect Technology Conference (IITC), IEEE, Burlingame, CA. doi: 10.1109/IITC.2010.5510733
   Google Scholar
• Jorgenson, R. D., L. Sorensen, D. Leet, M. S. Hagedorn, D. R. Lamb, T. H. Friddell, and W. P. Snapp. 2010. “Ultralow-Power Operation in Sub-Threshold Regimes Applying Clockless Logic.” Proceedings IEEE 98 (2): 299–314. doi:10.1109/JPROC.2009.2035449.
   Web of Science ®Google Scholar
• Kaenel, V. 1998. “A High-Speed, Low-Power Clock Generator for a Microprocessor Application.” IEEE Journal of Solid-State Circuits 33 (11). doi:10.1109/4.726549.
   Web of Science ®Google Scholar
• Kamalinejad, P., K. Keikhosravy, R. Molavi, S. Mirabbasi, and V. Leung 2014. “An Ultra-Low-Power CMOS Voltage-Controlled Ring Oscillator for Passive RFID Tags.” International New Circuits and Systems Conference, IEEE, Trois Rivieres, QC. 456–459. doi: 10.1109/NEWCAS.2014.693408.
   Google Scholar
• Li, X. C., J. F. Mao, H. F. Huang, and Y. Liu. 2005. “Global Interconnect Width and Spacing Optimization for Latency, Bandwidth and Power Optimization.” IEEE Transaction on Electron Devices 52 (10): 2272–2279. doi:10.1109/TED.2005.856795.
   Web of Science ®Google Scholar
• Loo, W.-K., K.-S. Tan, and Y.-K. Teh. 2009. “A Study and Design of CMOS H-Tree Clock Distribution Network in System-on-Chip.” 8th International Conference on ASIC, IEEE, Changsha, Hunan. doi: 10.1109/ASICON.2009.5351254.
   Google Scholar
• Magen, N., A. Kolodny, U. Weiser, and N. Shamir. 2004. “Interconnect Power Dissipation in a Microprocessor.” Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, ACM, Paris, France. 7–13. doi:10.1145/966747.966750.
   Google Scholar
• Pable, S., and M. Hasan. 2012. “Interconnect Design for Sub-Threshold Circuits.” IEEE Transactions on Nanotechnology 11 (3): 633–639. doi:10.1109/TNANO.2012.2189015.
   Web of Science ®Google Scholar
• Pable, S. D., and M. Hasan. 2011. “High Speed Interconnect through Device Optimization for Sub-Threshold FPGA.” Microelectronics Journal 42 (3): 545–552. doi:10.1016/j.mejo.2010.12.009.
   Web of Science ®Google Scholar
• Paul, B., A. Agarwal, and K. Roy. 2006. “Low-Power Design Techniques for Scaled Technologies.” Elsevier, Integration, the VLSI Journal 39 (2): 64–89. doi:10.1016/j.vlsi.2005.12.001.
   Web of Science ®Google Scholar
• Rabey, J., A. Chandrakasan, and B. Nikoloic. 2002. “Digital Integrated Circuits- A Design Perspective.” In Prentice Hall Electronics and VLSI Series, 148–150. 2nd ed. New Jersey, USA: PHI Publication.
   Google Scholar
• Rim, W., W. Choi, and J. Park. 2012. “Adaptive Clock Generation Technique for Variation-Aware Sub-Threshold Logics.” IEEE Transactions on Circuits & Systems-II 59 (9): 587–591. doi:10.1109/TCSII.2012.2206933.
   Web of Science ®Google Scholar
• Saw, S. K., and V. Nath 2015. “An Ultra Low Power and Low Phase Noise Current Starved CMOS VCO for Wireless Application.” International Conference on Industrial Instrumentation and Control (ICIC), Pune, India. doi: 10.1109/IIC.2015.7150965.
   Google Scholar
• Seok, M., D. Blaauw, and D. Sylvester. 2010. “Clock Network Design for Ultra-Low Power Applications.” Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design, ACM, Austin, TX. 271–276. doi:10.1145/1840845.1840901.
   Google Scholar
• Serra-Graells, F., A. Rueda, and J. Huertas. 2003. Low-Voltage CMOS Log Companding Analog Design. New York: Kluwer Academic Publishers.
   Google Scholar
• Sitik, C., E. Salman, L. Filippini, S. J. Yoon, and B. Taskin. 2015. “Finfet Based Low Swing Clocking.” ACM Journal on Emerging Technologies in Computing Systems 12 (2): Article 13. doi:10.1145/2701617.
   Web of Science ®Google Scholar
• Sitik, C., S. Lerner, and B. Taskin. 2014. “Timing Characterization of Clock Buffers.” IEEE 32nd International Conference on Computer Design (ICCD), Seoul, South Korea. doi: 10.1109/ICCD.2014.6974686
   Google Scholar
• Tolbert, J., X. Zhao, S. K. Lim, and S. Mukhopadhyay. 2009. “Slew-Aware Clock Tree Design for Reliable Sub-Threshold Circuits.” International Symposium of Low Power Electronics and Design 15–20. doi:10.1145/1594233.1594239.
   Google Scholar
• Walunj, R., S. Pable, and G. Kharate. 2018. “Design of Thermally Aware Ultra Low Power Clock Generator for Moderate Speed VLSI Chip Applications.” Australian Journal of Electrical and Electronics Engineering. doi:10.1080/1448837X.2018.1480305.
   Google Scholar
• Wang, A., B. Calhoun, and A. Chandrakasan. 2006. “Sub-Threshold Design for Ultra Low-Power Systems.” Springer Publication, Chapter 4: 30–35.
   Google Scholar
• Weste, N., and D. Harris. 2010. CMOS VLSI Design A Circuits and Systems Perspective.. Fourth ed. Boston, MA: Addison-Wesley, Pearson Education.
   Google Scholar
• Zarkesh-Ha, P., T. Mule, and J. Meindl. 1999. “Characterization and Modeling of Clock Skew with Process Variations.” Proceedings of IEEE Custom Integrated Circuits Conference, IEEE, San Diego, CA. doi:10.1109/CICC.1999.777319.
   Google Scholar
• Zhai, B., S. Hanson, D. Blaauw, and D. Sylvester (2005), “Analysis and Mitigation of Variability in Sub-Threshold Design.” International Symposium of Low Power Electronics and Design 05, Diego, California. doi: 10.1109/LPE.2005.195479.
   Google Scholar
• Zhao, X., J. Tolbert, C. Liu, S. Mukhopadhyay, and L. S. Kyu 2011, “Variation-Aware Clock Network Design Methodology for Ultra-Low Voltage (ULV) Circuits.” IEEE/ACM International Symposium on Low Power Electronics and Design, Fukuoka, Japan. doi: 10.1109/ISLPED.2011.5993615
   Google Scholar