References
- Amourah, M. M., and R. L. Geiger. 2001. “A High Gain Strategy with Positive-feedback Gain Enhancement Technique.” ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No. 01CH37196), Sydney, NSW, Australia. Vol. 1, 631–634, May.
- Chen, W. Z., and C. H. Lu. 2002. “May. A 2.5 Gbps CMOS Optical Receiver Analog Front-end.” Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No. 02CH37285), Orlando, FL, USA. 359–362.
- Forum for Electronics. 2016. “Cml to Cmos Converter.” http://www.edaboard.com/thread103315.html
- Galal, S., and B. Razavi. 2003. “10-Gb/s Limiting Amplifier and Laser/modulator Driver in 0.18-/spl Mu/m CMOS Technology.” IEEE Journal of Solid-State Circuits 38 (12): 2138–2146. doi:10.1109/JSSC.2003.818567.
- Han, J., K. Yoo, D. Lee, K. Park, W. Oh, and S. M. Park. 2011. “A Low-power Gigabit CMOS Limiting Amplifier Using Negative Impedance Compensation and Its Application.” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (3): 393–399. doi:10.1109/TVLSI.2010.2104333.
- Huang, P. C., Y. H. Chen, and C. K. Wang. 2000. “A 2-v 10.7-mhz Cmos Limiting Amplifier/rssi.” IEEE Journal of Solid-state Circuits 35 (10): 1474–1480. doi:10.1109/4.871325.
- Liang, B., T. Kwasniewski, Z. Wang, D. Chen, B. Wang, and D. Cheng. 2008. “A Monolithic 10-Gb/s CMOS Limiting Amplifier for Low Cost Optical Communication Systems.” 2008 14th Asia-Pacific Conference on Communications, Tokyo, Japan. 1–4, October.
- Sackinger, E., and W. C. Fischer. 2000. “A 3-GHz 32-dB CMOS Limiting Amplifier for SONET OC-48 Receivers.” IEEE Journal of Solid-State Circuits 35 (12): 1884–1888. doi:10.1109/4.890301.
- Teledyne microwave limiting amplifier. http://www.teledynemicrowave.com/teledyne-microwave-amplifiers/teledyne-microwave-specialty-amplifier/teledyne-microwave-limiting-amplifiers#typical-specifications
- Wu, C. H., J. W. Liao, and S. I. Liu. 2004. “A 1V 4.2 mW Fully Integrated 2.5 Gb/s CMOS Limiting Amplifier Using Folded Active Inductors.” 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512), Vancouver, BC, Canada. Vol. 1, I–1044, May.
- Yan, J., and R. L. Geiger.. 2000. “A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design.” Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat. No. CH37144), 502-505, August, Lansing, MI, USA.
- Yoo, K., G. Han, and S. M. Park. 2006. “December. A 5.2-mW, 2.5-Gb/s Limiting Amplifier for OC-48 SONET Applications.” 2006 13th IEEE International Conference on Electronics, Circuits and Systems, Nice, France. 537–540.