146
Views
2
CrossRef citations to date
0
Altmetric
Original Articles

FPGA Based Design and HIL Verification of a Soft-Core Directional-OCR

, &
Pages 1423-1436 | Received 26 Sep 2018, Accepted 30 Jul 2019, Published online: 29 Sep 2019

References

  • P. M. Anderson and P. M. Anderson, Analysis of Faulted Power Systems. vol. 445, New York, NY, IEEE Press, 1995.
  • S. Sen, and V. Kumar, “Microgrid modelling: A comprehensive survey,” Annu. Rev. Control, vol. 46, pp. 216–250, 2018. DOI: 10.1016/j.arcontrol.2018.04.012.
  • M. H. Costa, R. R. Saldanha, M. G. Ravetti, and E. G. Carrano, “Robust coordination of directional overcurrent relays using a matheuristic algorithm,” IET Gener. Transm. Distrib., vol. 11, no. 2, pp. 464–474, 2017. DOI: 10.1049/iet-gtd.2016.1010.
  • M. Ojaghi, and R. Ghahremani, “Piece-wise linear characteristic for coordinating numerical overcurrent relays,” IEEE Trans. Power Del., vol. 32, no. 1, pp. 145–151, 2017. DOI: 10.1109/TPWRD.2016.2578324.
  • E. Sorrentino, “Nontraditional relay curves for the coordination of the ground overcurrent function with downstream fuses,” IEEE Trans. Power Del., vol. 29, no. 3, pp. 1284–1291, 2014. DOI: 10.1109/TPWRD.2013.2288134.
  • Z. Moravej, F. Adelnia, and F. Abbasi, “Optimal coordination of directional overcurrent relays using NSGA-II,” Electric Power Syst. Res., vol. 119, pp. 228–236, 2015. DOI: 10.1016/j.epsr.2014.09.010.
  • F. Chekired, A. Mellit, S. A. Kalogirou, and C. Larbes, “Intelligent maximum power point trackers for photovoltaic applications using FPGA chip: A comparative study,” Solar Energy, vol. 101, pp. 83–99, 2014. DOI: 10.1016/j.solener.2013.12.026.
  • S. P. Valsan, and K. S. Swarup, “High-speed fault classification in power lines: Theory and FPGA-based implementation,” IEEE Trans. Ind. Electron., vol. 56, no. 5, pp. 1793–1800, 2009. DOI: 10.1109/TIE.2008.2011055.
  • E. Monmasson, L. Idkhajine, and M. W. Naouar, “FPGA-based controllers,” IEEE Ind. Electron. Mag., vol. 5, no. 1, pp. 14–26, 2011. DOI: 10.1109/MIE.2011.940250.
  • M. A. Manzoul, and P. Modali, “Overcurrent relay on a FPGA chip,” Microelectron. Reliab., vol. 35, no. 7, pp. 1017–1022, 1995. DOI: 10.1016/0026-2714(95)90859-O.
  • S. Ahuja, and S. Balasubramanian, “Field programmable gate arrays based overcurrent relays,” Electric Power Compon. Syst., vol. 32, no. 3, pp. 247–255, 2004. DOI: 10.1080/15325000490207769.
  • V. Kumar, S. Prabhu, I. Gupta, and H. Gupta, “SOPC design for implementation of overcurrent relay,” 2006 IEEE Power India Conference, IEEE, 2006, pp. 6.
  • V. Maheshwari, B. D. Devulapalli, and A. Saxena, “FPGA-based digital overcurrent relay with concurrent sense-process-communicate cycles,” Int. J. Electr. Power Energy Syst., vol. 55, pp. 66–73, 2014. DOI: 10.1016/j.ijepes.2013.08.032.
  • Y. Wang, and V. Dinavahi, “Real-time digital multi-function protection system on reconfigurable hardware,” IET Gen. Transm. Distrib., vol. 10, no. 10, pp. 2295–2305, 2016. DOI: 10.1049/iet-gtd.2015.0718.
  • A. Ukil, “Detection of direction change in prefault current in current-only directional overcurrent protection,” IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, IEEE, 2016, pp. 3829–3833.
  • M. Nojavan, H. Seyedi, and M. Mehdinejad, “A novel scheme for current-only directional overcurrent relay,” Int. J. Electr. Power Energy Syst., vol. 82, pp. 252–263, 2016. DOI: 10.1016/j.ijepes.2016.03.021.
  • S. Mitra, and P. Chattopadhyay, “Design and implementation of flexible numerical overcurrent relay on FPGA,” Int. J. Electr. Power Energy Syst., vol. 104, pp. 797–806, 2019. DOI: 10.1016/j.ijepes.2018.07.022.
  • K. A. Saleh, A. Hooshyar, and E. F. El-Saadany, “Hybrid passive-overcurrent relay for detection of faults in low-voltage DC grids,” IEEE Trans. Smart Grid, vol. 8, no. 3, pp. 1129–1138, 2017. DOI: 10.1109/TSG.2015.2477482.
  • J. Kumar, and P. Jena, “Directional relaying in presence of STATCOM during single pole tripping,” IET Sci. Meas. Technol., vol. 11, no. 5, pp. 673–680, 2017. DOI: 10.1049/iet-smt.2016.0305.
  • H. J. Ashtiani, H. Samet, and T. Ghanbari, “Evaluation of directional relay algorithms in the presence of FCL,” IET Sci. Meas. Technol., vol. 11, no. 6, pp. 713–722, 2017. DOI: 10.1049/iet-smt.2016.0416.
  • G. Saleki, H. Samet, and T. Ghanbari, “High-speed directional protection based on cross correlation of Fourier transform components of voltage and current,” IET Sci. Meas. Technol., vol. 10, no. 4, pp. 275–287, 2016. DOI: 10.1049/iet-smt.2015.0157.
  • J. Ehrenberger, and J. Švec, “Directional overcurrent relays coordination problems in distributed generation systems,” Energies, vol. 10, no. 10, pp. 1452, 2017.
  • F. B. Bottura, W. M. Bernardes, M. Oleskovicz, and E. N. Asada, “Setting directional overcurrent protection parameters using hybrid GA optimizer,” Electric Power Syst. Res., vol. 143, pp. 400–408, 2017. DOI: 10.1016/j.epsr.2016.09.017.
  • H. M. Sharaf, H. Zeineldin, D. K. Ibrahim, and E.-D. ElZahab, Directional inverse time overcurrent relay for meshed distribution systems with distributed generation with additional continuous relay settings, pp. 1–6, 2014. DOI: 10.1049/cp.2014.0101.
  • A. Hooshyar, and R. Iravani, “A new directional element for microgrid protection,” IEEE Trans. Smart Grid, vol. 9, no. 6, pp. 6862–6876, 2018. DOI: 10.1109/TSG.2017.2727400.
  • H. J. Ashtiani, H. Samet, and T. Ghanbari, “Simple current-based algorithm for directional relays,” IET Gener. Transm. Distrib., vol. 11, no. 17, pp. 4227–4237, 2017. DOI: 10.1049/iet-gtd.2017.0058.
  • P. Kumar, V. Kumar, and R. Pratap, “Prototyping and hardware-in-loop verification of OCR,” IET Gener. Transm. Distrib., vol. 12, no. 12, pp. 2837–2845, 2018. DOI: 10.1049/iet-gtd.2017.1268.
  • C37.112-1996-ieee stand. Inverse-time characteristic equations for overcurrent relays. URL https://ieeexplore.ieee.org/document/554945/. Accessed: 2017.
  • P. Kumar, V. Kumar, and R. Pratap, “Design and verification of hardcore reconfigurable relay for islanding detection and subsequent mode adaptation of microgrid,” Int. Trans. Elect. Energy Syst., vol. 29, no. 4, pp. e2807, 2019. DOI: 10.1002/etep.2807.
  • Logicore ip dds compiler v4.0. URL https://www.xilinx.com/support/documentation/ip_documentation/dds_ds558.pdf. Accessed: Jul., 2016.
  • P. Kumar, V. Kumar, and R. Pratap, “Design and implementation of phase detector on FPGA,” 6th International Conference on Computer Applications in Electrical Engineering-Recent Advances (CERA), IEEE, 2017, pp. 108–110.
  • Rtds protection and automation library. https://www.rtds.com. Accessed: Jul., 2016.
  • Ml505/506/507 evaluation platform user guide, doc. revis., vol. 3, no. 2, 2011. https://www.xilinx.com/support/documentation/boards_and_kits/ug347.pdf2016. Accessed: Jul., 2016.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.