A nullor approach to computer-aided analogue circuit diagnosis

References

• Mozetic, I, Holzbaur, C, Novak, F, and Santo-Zarnik, M, 1995. Model-based analogue circuit diagnosis with CLP(R), in Proceedings of 4th International GI Congress, Munich, Germany, W. Brauer, ed.. Berlin: Springer-Verlag; 1995. pp. 343–353.
   Google Scholar
• Dimitrova, E, Gadjeva, E, Bossche, AVan den, and Valchev, V, 2006. A Model-based Approach to Automatic Diagnosis Using General Purpose Circuit Simulators. Vol. 4. Montreal, Quebec, Canada: in IEEE International Symposium on Industrial Electronics – ISIE 2006; 2006. pp. 2972–2977.
   Google Scholar
• Salama, AE, Starzyk, JA, and Bandler, JW, 1984. A unified decomposition approach for fault location in large analog circuits, IEEE Trans. Circuits Syst. 31 (1984), pp. 609–622.
   Google Scholar
• Farchy, S, Gadzheva, E, Raykovska, L, and Kouyoumdjiev, T, 2006. Nullator-norator approach to analogue circuit diagnosis using general-purpose analysis programmes, Int. J. Circuit Theory Appl. 23 (6) (2006), pp. 571–585.
   Google Scholar
• Lin, TC, Kuo, MJ, and Chen, YC, , Frequency Domain Analog Circuit Fault Diagnosis Based on Radial Basis Function Neural Network, VLSI Design/Cad Symposium, Taiwan, 2007.
   Google Scholar
• Rutkowski, J, and Golonek, T, 2001. Application of Genetic Algorithms to Analog Fault Diagnosis. Vol. 1. Espoo, Finland: in European Conference on Circuit Theory and Design – ECCTD'01; 2001. pp. 253–256.
   Google Scholar
• Slamani, M, and Kaminska, B, 1996. Fault observability analysis of analog integrated circuits in frequency domain, IEEE Trans. Circuits Syst. 43 (1996), pp. 134–139.
   Google Scholar
• Farchy, S, Gadjeva, E, and Kouyoumdjiev, T, 1998. Fault Identification in Analog-discrete Circuits Using General-Purpose Analysis Programs. Vol. 1. Lisbon: in IEEE International Conference on Electronics, Circuits and Systems; 1998. pp. 495–498.
   Google Scholar
• Chalk, CD, and Zwolinski, M, 1997. A design for test technique to increase the resolution of supply current monitoring in analogue circuits, Electron. Lett. 33 (21) (1997), pp. 1746–1748.
   Web of Science ®Google Scholar
• Papakostas, D, and Hatzopoulos, A, 2004. Analogue fault detectability comparison between power supply current and output voltage magnitude and phase spectrum components, Electron. Lett. 40 (8) (2004), pp. 457–458.
   Web of Science ®Google Scholar
• Straube, B, and Vermeiren, W, 2002. A nullator-norator-based Analogue Circuit DC-test Generation Approach. Montreux, Switzerland: 8th International Mixed-Signal Testing Workshop; 2002. pp. 133–136.
   Google Scholar
• Nenov, G, Sotirov, S, and Nenova, M, 2003. Nullor Network Diagnosis by Using Multilayer Perceptron. Vol. 1. IEEE Conference EUROCON 2003. Computer as a Tool; 2003. pp. 67–70.
   Google Scholar
• Hernandes-Martinez, L, and Sarmiento-Reyes, A, 2003. Topological considerations for the diagnosability conditions of analogue circuits using a pair of conjugate trees, J. Electron. Test.: Theory Appl. 19 (2003), pp. 29–36, Kluwer Academic.
   Web of Science ®Google Scholar
• Hashemian, R, 2008. "Local biasing and the use of nullator-norator pairs in analog circuits designs". In: Proceedings of the Midwest Symposium on Circuits and Systems. Knoxville, TN. 2008. pp. 466–469.
   Google Scholar
• Kumar, P, and Senani, R, 2002. Bibliography on nullors and their applications in circuit analysis, synthesis and design, Analog Integr. Circuits Signal Process. 33 (2002), pp. 65–76, Kluwer Academic.
   Web of Science ®Google Scholar
• Carlin, H, 1964. Singular network elements, IEEE Trans. Circuit Theory 11 (3) (1964), pp. 67–72.
   Google Scholar
• Jiang, BL, Wey, CL, and Fan, LJ, 1988. Fault prediction for analog circuits, J. Circuits Syst. Signal Process. 7 (1) (1988), pp. 95–109.
   Web of Science ®Google Scholar
• PSpice Reference Guide, Cadence PCB Systems Division, USA, 2000.
   Google Scholar