Modelling and performance evaluation of a novel internal-priority routing scheme for finite-buffered multistage interconnection networks

References

• Abandah , G.A. and Davidson , E.S. 1996 . “ Modeling the communication performance of the IBM SP2 ” . In Proceedings of the 10th International Parallel Processing Symposium (IPPS'96) , 249 – 257 . Hawaii : IEEE Computer Society Press .
   Google Scholar
• M. Atiquzzaman and M.S. Akhatar, Efficient of non-uniform traffic on performance of unbuffered multistage interconnection networks, IEE Proceedings Part-E, 1994
   Google Scholar
• Awdeh , R.Y. and Mouftah , H.T. 1995 . Survey of ATM switch architectures . Comput. Netw. ISDN Syst. , 27 : 1567 – 1613 .
   Google Scholar
• Bolch , G. , Greiner , S. , de Meer , H. and Trivedi , K.S. 1998 . Queueing Networks and Markov Chains – Modeling and Performance Evaluations with Computer Science Applications , New York : Wiley .
   Google Scholar
• Chen , J.S.C. and Guerin , R. 1991 . Performance study of an input queueing packet switch with two priority classes . IEEE Trans. Commun. , 39 ( 1 ) : 117 – 126 .
   Google Scholar
• C.-H. Choi and S.-C. Kim, Hierarchical multistage interconnection network for shared-memory multiprocessor system, Proceedings of the 1997 ACM Symposium on Applied Computing (1997), pp. 468–472
   Google Scholar
• Cisco Systems. Available at http://newsroom.cisco.com/dlls/2004/next_generation_networks_and_the_cisco_carrier_routing_system_overview.pdf (2004)
   Google Scholar
• Cisco Systems. Available at http://www.cisco.com/en/US/prod/collateral/routers/ps5763/prod_brochure0900aecd800f8118.pdf (2010)
   Google Scholar
• D-Link DES-3250TG 10/100Mbps managed switch. Available at ftp://download.intel.com/support/express/switches/53x/530T_UG.pdf (2006)
   Google Scholar
• J. Garofalakis and E. Stergiou, An analytical performance model for multistage interconnection networks with blocking, Proceedings of CNSR. May 2008
   Google Scholar
• German , R. 2000 . Performance Analysis of Communication Systems , New York : Wiley .
   Google Scholar
• G.F. Goke and G.J. Lipovski, Banyan networks for partitioning multiprocessor systems, Proceedings of the 1st Annual Symposium on Computer Architecture (1973), pp. 21–28
   Google Scholar
• Haas , P.J. 2002 . Stohastic Petri Nets , New York : Springer Verlag .
   Google Scholar
• S.H. Hsiao and R.Y. Chen, Performance analysis of single-buffered multistage interconnection networks, 3rd IEEE Symposium on Parallel and Distributed Processing (1991), pp. 864–867
   Google Scholar
• Intel Corporation. Intel Express 530T standalone switch. Available at ftp://download.intel.com/support/express/switches/53x/530T_UG.pdf (2010)
   Google Scholar
• Jenq , Y.-C. 1983 . Performance analysis of a packet switch based on single-buffered banyan network . IEEE J. Select. Areas Commun. , 1 ( 6 ) : 1014 – 1021 .
   Google Scholar
• M. Jurczyk, Performance comparison of wormhole-routing priority switch architectures, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications 2001 (PDPTA'01); Las Vegas (2001), pp. 1834–1840
   Google Scholar
• T. Lin and L. Kleinrock, Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern, Joint International Conference on Measurement and Modeling of Computer Systems. Proceedings of the 1991 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, San Diego, CA, USA (1991), pp. 68–78
   Google Scholar
• Lindermann , C. 1998 . Performance Modelling with Deterministic and Stohastic Petri Nets , New York : Wiley .
   Google Scholar
• A. Merchart, A Markov chain approximation for analysis of Banyan networks, Proceedings of the ACM Sigmetrics Conference on Measurement and Modelling of Computer Systems (1991)
   Google Scholar
• Mun , H. and Youn , H.Y. 1994 . Performance analysis of finite buffered multistage interconnection networks . IEEE Trans. Comput. , 43 ( 2 ) : 153 – 161 .
   Web of Science ®Google Scholar
• S.L. Ng and B. Dewar, Load sharing replicated buffered banyan networks with priority traffic, Connecting the System: Australian Telecommunication Networks and Application Conference, Monash University, Clayton, Victoria (1995), pp. 77–82
   Google Scholar
• J.H. Patel, Processor-memory interconnections for mutliprocessors, Proceedings of 6th Annual Symposium on Computer Architecture New York (1979), pp. 168–177
   Google Scholar
• A. Pombortsis and I. Vlahavas, Flow control in packet-switched multistage interconnection networks, Proceedings of the 1992 IEEE CompEuro Conference, pp. 598–603
   Google Scholar
• Pombortsis , A. and Vlahavas , I. 1994 . A contribution to the problem of avoiding congestion in multistage networks in the presence of unbalanced traffic . J. Syst. Softw. , 26 ( 3 ) : 273 – 284 .
   Google Scholar
• Soumiya , T. , Nakamichi , K. , Kakuma , S. , Hatano , T. and Hakata , A. 1999 . The large capacity ATM backbone switch “FETEX-150 ESP” . Comput. Netw. , 31 ( 6 ) : 603 – 615 .
   Web of Science ®Google Scholar
• Stevens , W.R. 1997 . TCP/IP Illustrated: Vol. 1. The Protocols , 10th ed. , Upper Saddle River, NJ : Addison-Wesley Pub Company .
   Google Scholar
• Theimer , T.H. , Rathgeb , E.P. and Huber , M.N. 1991 . Performance analysis of buffered Banyan networks . IEEE Trans. Commun. , 39 ( 2 ) : 269 – 277 .
   Web of Science ®Google Scholar
• Torrellas , J. and Zhang , Z. 1997 . The performance of the cedar multistage switching network . IEEE Trans. Parallel Distrib. Syst. , 8 ( 4 ) : 321 – 336 .
   Web of Science ®Google Scholar
• Tse , E.S.H. 2004 . Switch fabric architecture analysis for a scalable bi-directionally reconfigurable IP router . J. Syst. Architect. EUROMICRO J. , 50 ( 1 ) : 35 – 60 .
   Google Scholar
• Turner , J. and Melen , R. 2003 . Multirate clos networks . IEEE Commun. Mag. , 41 ( 10 ) : 38 – 44 .
   Google Scholar
• D. Tutsch and M. Brenner, MIN simulate. A multistage interconnection network simulator, 17th European Simulation Multiconference: Foundations for Successful Modelling & Simulation (ESM'03); Nottingham, SCS (2003), pp. 211–216
   Google Scholar
• Tutsch , D. and Hommel , G. 2002 . Generating systems of equations for performance evaluation of buffered multistage interconnection networks . J. Parallel Distrib. Comput. , 62 ( 2 ) : 228 – 240 .
   Google Scholar
• Vasiliadis , D.C. , Rizos , G.E. and Vassilakis , C. 2006 . Performance analysis of blocking Banyan swithces . Proceedings of the IEEE Sponsored International Joint Conference on Telecommunications and Networking CISSE 06 ,
   Google Scholar
• D.C. Vasiliadis, G.E. Rizos, C. Vassilakis, and E. Glavas, Performance evaluation of two-priority network schema for single-buffered delta network, Proceedings of IEEE PIMRC' 07, September 2007
   Google Scholar
• Vasiliadis , D.C. , Rizos , G.E. , Vassilakis , C. and Glavas , E. 2008 . “ Routing and performance analysis of double-buffered omega networks supporting multi-class priority traffic ” . Proceedings of the 3rd International Conference on Systems and Networks Communications 56 – 63 . Sliema, Malta : IEEE Press .
   Google Scholar