References
- Deadlock, 2014. Available at http://en.wikipedia.org/wiki/Deadlock.
- R.C. Holt, Some deadlock properties of computer systems, ACM Comput. Surv. 4 (1972), pp. 179–196.
- J.G. Kim, An algorithmic approach on deadlock detection for enhanced parallelism in multiprocessing systems, in International Symposium on Parallel Algorithms/Architecture Synthesis, Aizu-Wakamatsu, Japan, 1997, pp. 233–238.
- J.K. Kim and K. Koh, A O(1) time deadlock detection scheme in a single unit and single request multiprocessor system, Vol. 2, in IEEE International Conference on EC3-Energy, Computer, Communication and Control Systems, New Delhi, India, Aug. 1991, pp. 219–223.
- T.F. Leibfried, A deadlock detection and recovery algorithm using the formalism of a directed graph matrix, SIGOPS Oper. Syst. Rev. 23 (1989), pp. 45–55.
- A. Shoshani and E. Coffman, Detection, prevention and recovery from deadlocks in multiprocess multiple resource systems, Princeton University, Princeton, NJ, 1969.
- P.H. Shiu, Y. Tan and V.J. Mooney, A novel parallel deadlock detection algorithm and architecture, in International Symposium on Hardware/Software Codesign, Copenhagen, Denmark, 2001, pp. 73–78.
- X. Xiao and J.J. Lee, A novel parallel deadlock detection algorithm and hardware for multiprocessor system-on-a-chip, IEEE Comput. Archit. Lett. 6 (Feb. 2007), pp. 41–44.
- X. Xiao and J.J. Lee, A novel O(1) deadlock detection methodology for multiunit resource systems and its hardware implementation for system-on-chip, IEEE Trans. Parallel Distrib. Syst. 19 (Dec. 2008), pp. 1657–1670.
- X. Xiao and J.J. Lee, A true O(1) parallel deadlock detection algorithm for single-unit resource systems and its hardware implementation, IEEE Trans. Parallel Distrib. Syst. 21 (Jan. 2009), pp. 4–19.
- X. Xiao and J.J. Lee, A parallel multi-unit resource deadlock detection algorithm with O(log2(min(m, n))) overall run-time complexity, Elsevier J. Parallel Distrib. Comput. 71 (2011), pp. 938–954.
- M. Maekawa, A.E. Oldehoeft, and R.R. Oldehoeft, Operating Systems: Advanced Concepts, Benjamin/Cummings Pub. Co., Menlo Park, CA, 1987.
- H.S. Warren, Hacker’s Delight, Addison-Wesley Longman Publishing Co., Inc, Boston, MA, 2002.
- M. Harris, Optimizing parallel reduction in CUDA. NVIDIA Developer Technology, Vol. 2, 2007. Available at http://developer.download.nvidia.com/assets/cuda/files/reduction.pdf.
- NVIDIA Visual Profiler, 2015. Available at http://developer.nvidia.com/nvidia-visual-profiler.