A programmable ternary CPU using hybrid CMOS/memristor circuits

References

• Avizienis A . Signed-digit number representations for fast parallel arithmetic. IRE Trans Electron Comput. 1961;310:389–400.
   Google Scholar
• Parhami B . Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans Comput. 1990;39:89–98.
   Google Scholar
• Parhami B , McKeown M . Arithmetic with binary-encoded balanced ternary numbers. In: 2013 Asilomar Conference on Signals, Systems and Computers. Pacific Grove, CA; 2013 Nov. p. 1130–1133.
   Google Scholar
• Lin S , Kim YB , Lombardi F . CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans Nanotechnol. 2011;10:217–225.
   Google Scholar
• Junsangsri P , Lombardi F . A memristor-based TCAM (Ternary Content Addressable Memory) cell: design and evaluation. In: Proceedings of the Great Lakes Symposium on VLSI, GLSVLSI ’12. Salt Lake City: ACM; 2012. p. 311–314.
   Google Scholar
• Chang MF , Lin CC , Lee A , et al . 17.5 A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1ns search time. In: 2015 IEEE International Solid-State Circuits Conference -- (ISSCC) Digest of Technical Papers. San Francisco, CA; 2015 Feb. p. 1–3.
   Google Scholar
• El-Slehdar AA , Fouad AH , Radwan AG . Memristor-based redundant binary adder. In: 2014 International Conference on Engineering and Technology (ICET). Cairo, Egypt; 2014 Apr. p. 1–5.
   Google Scholar
• Fey D . Using the multi-bit feature of memristors for register files in signed-digit arithmetic units. Semicond Sci Technol. 2014;29:104008.
   Google Scholar
• Fey D , Martschinke J . Architecture and simulation of a hybrid memristive multiplier network using redundant number representation. In: 2015 International Joint Conference on Neural Networks, IJCNN 2015, July 12--17, 2015. Killarney, Ireland; 2015. p. 1–6.
   Google Scholar
• Borghetti J , Snider GS , Kuekes PJ , et al . Memristive switches enable stateful logic operations via material implication. Nature. 2010;464:873–876.
   Google Scholar
• Kvatinsky S , Kolodny A , Weiser UC , et al . Memristor-based IMPLY logic design procedure. In: ICCD. Amherst (MA): IEEE Computer Society; 2011. p. 142–147.
   Google Scholar
• Kvatinsky S , Wald N , Satat G , et al. MRL -- memristor ratioed logic. In: 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications. Turin, Italy; 2012 Aug. p. 1–6.
   Google Scholar
• Singh T . Hybrid memristor-cmos (memos) based logic gates and adder circuits. CoRR abs/1506.06735. 2015. Available from: http://arxiv.org/abs/1506.06735
   Google Scholar
• Kvatinsky S , Belousov D , Liman S , et al . MAGIC--Memristor-aided logic. IEEE Trans Circuits Syst II Express Briefs. 2014;61:895–899.
   Google Scholar
• Guckert L , Swartzlander EE . Mad gates - memristor logic design using driver circuitry. IEEE Trans Circuits Syst II Express Briefs. 2017;64:171–175.
   Google Scholar
• Xie L , Nguyen HAD , Taouil M , et al . Fast boolean logic mapped on memristor crossbar. In: ICCD. New York City: IEEE Computer Society; 2015. p. 335–342.
   Google Scholar
• Talati N , Gupta S , Mane P , et al . Logic design within memristive memories using memristor-aided logic (magic). IEEE Trans Nanotechnol. 2016;15:635–650.
   Google Scholar
• Vourkas I , Sirakoulis GC . Emerging memristor-based logic circuit design approaches: A review. IEEE Circuits Syst Mag. 2016;16:15–30.
   Google Scholar
• Reuben J , Ben-Hur R , Wald N , et al . Memristive logic: A framework for evaluation and comparison. In: Power and timing modeling, optimization and simulation (PATMOS), 27th international symposium. IEEE; 2017. p. 1–8.
   Google Scholar
• Vourkas I , Sirakoulis GC . High-radix Arithmetic-Logic Unit (ALU) based on memristors. In: Memristor-based nanoelectronic computing circuits and architectures. Cham: Springer; 2016. p. 149–172.
   Google Scholar
• Kim W , Chattopadhyay A , Siemon A , et al . Multistate memristive tantalum oxide devices for ternary arithmetic. Sci Rep. 2016;6:36652.
   Google Scholar
• Fey D , Reichenbach M , Söll C , et al . Using memristor technology for multi-value registers in signed-digit arithmetic circuits. In: Proceedings of the Second International Symposium on Memory Systems, MEMSYS ’16. Alexandria (VA), USA, New York (NY), USA: ACM; 2016. p. 442–454.
   Google Scholar
• Kornerup P , Muller JM . Leading guard digits in finite precision redundant representations. IEEE Trans Comput. 2006;55:541–548.
   Google Scholar
• Patterson DA , Hennessy JL . Computer organization and design: the hardware/software interface. 3rd ed. San Francisco (CA): Morgan Kaufmann Publishers; 2007.
   Google Scholar
• Strukov DB , Snider GS , Stewart DR , Williams RS . The missing memristor found. Nature. 2008;453:80–83.
   Google Scholar
• Yang JJ , Strukov DB , Stewart DR . Memristive devices for computing. Nat Nano. 2013;8:13–24.
   Google Scholar
• Chanthbouala A , Garcia V , Cherifi RO , et al . A ferroelectric memristor. Nat Mater. 2012;11:860–864.
   Google Scholar
• Hennessy JL , Patterson DA . Computer architecture, fifth edition: a quantitative approach. 5th ed. San Francisco (CA): Morgan Kaufmann Publishers; 2011.
   Google Scholar
• Lyu CN , Matula DW . Redundant binary Booth recoding. In: Proceedings of the 12th Symposium on Computer Arithmetic, 1995. Bath, England; 1995 Jul. p. 50–57.
   Google Scholar
• Kuninobu S , Nishiyama T , Edamatsu H , et al . Design of high speed MOS multiplier and divider using redundant binary representation. In: 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH). Como, Italy; 1987 May. p. 80–86.
   Google Scholar
• Dong X , Xu C , Xie Y , Jouppi NP . Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans Comput Aided Design Integr Circuits Syst. 2012;31:994–1007.
   Google Scholar
• Bio Inspired Technologies LLC . Neuro-bit user manual. [cited 2017 March 3]. Available from: http://www.bioinspired.net/products-1.html
   Google Scholar
• Yakopcic C , Taha TM , Subramanyam G , et al . A memristor device model. IEEE Electron Device Lett. 2011;32:1436–1438.
   Google Scholar
• Ladner RE , Fischer MJ . Parallel prefix computation. J ACM. 1980;27:831–838.
   Google Scholar
• Laros JH , Pedretti K , Kelly SM , et al . Energy-efficient high performance computing: measurement and tuning. London: Springer; 2012.
   Google Scholar