199
Views
1
CrossRef citations to date
0
Altmetric
Original Articles

Implementing EW Receivers Based on Large Point Reconfigured FFT on FPGA Platforms

, , &
Pages 1131-1139 | Received 20 Aug 2011, Accepted 25 Nov 2011, Published online: 12 Mar 2012

References

  • Todman , T. J. , Constantinides , G. A. , Wilton , S. J. E. , Mencer , O. and Cheung , P. Y. K. 2005 . Reconfigurable computing: Architectures and design methods . IEE Proceedings-Computers and Digital Techniques , 152 ( 2 ) : 193 – 207 .
  • Grajal , J. , Blazquez , R. , Lopez-Risueno , G. , Sanz , J. M. and Asensio , A. 2003 . Analysis and characterization of a monobit receiver for electronic warfare . IEEE Transactions on Aerospace and Electronic Systems , 39 ( 1 ) : 244 – 58 .
  • Sanchez , M. A. , Garrido , M. , Lopez-Vallejo , M. and Grajal , J. 2008 . Implementing FFT-based digital channelized receivers on FPGA platforms . IEEE Transactions on Aerospace and Electronic Systems , 44 ( 4 ) : 1567 – 1585 .
  • Chen , Erdong , Chen , He and Han , Yueqiu . 2005 . The design and implementation of signal processing system based on time/frequency . Journal of Beijing Institute of Technology , 25 ( 7 ) : 636 – 640 . in Chinese
  • Kulkarni , A. , Jaiswal , V. , Girish , M. , Suresh , S. P. and Revankar , U. K. High speed digital processing for EW receiver applications . Proceedings of IEEE International Symposium on Microwaves . pp. 121 – 125 .
  • Chi , Dong-ming , Bi , Min-li and Qian , Chen-cong . 2007 . The design and realization of a programmable digital EW receiver based on FPGA . Journal of China Academy of Electronics and Information Technology , 2 ( 3 ) : 288 – 292 . Chinese
  • Sanchez , M. A. , Garrido , M. , Vallejo , M. L. and Lopez- Barrio , C. Automated design space exploration of FPGAbased FFT architectures based on area and power estimation . 5th IEEE International Conference On Field Programmable Technology, FPT 2006 . pp. 127 – 134 .
  • Lanping , Deng , Kanwaldeep , Sobti , Yuanrui , Zhang and Chaitali , Chakrabarti . 2011 . Accurate area, time and power models for FPGA-based implementations . Journal of Signal Processing Systems , 63 ( 1 ) : 39 – 50 .
  • Yun-Nan , C. and Parhi , K. 2003 . An efficient pipelined FFT architecture . IEEE Transactions on Circuits and Systems II , 50 ( 6 ) : 322 – 325 .
  • Sansaloni , T. , Pérez-Pascual , A. and Valls , J. 2003 . Area-efficient FPGA-based FFT processor . Electronics Letters , 39 ( 19 ) : 1369 – 1370 .
  • Qu , Xiujie , Chen , He , Zhang , Yubin and Ding , Yingtao . 2011 . Design of DDS based on Hybird-CORDIC Architecture . International Journal of Computational Intelligence Systems , 4 ( 4 ) : 306 – 3313 .
  • Wuhong , Wang , Hongwei , Guo , Katsushi , Ikeuchi and Heiner , Bubb . 2011 . Numerical simulation and analysis procedure for digital driving dependability in intelligent transport system . KSCE Journal of Civil Engineering , 15 ( 5 ) : 891 – 898 .
  • Wuhong , Wang , Yan , Mao , Jin , g , Xiao , Wang , Hongwei , Guo , Xuemei , Ren and Ikeuchi , Katsushi . 2011 . Driver's various information process and multi-ruled decision-making mechanism: a fundamental of intelligent driving shaping model . International Journal of Computational Intelligence Systems , 4 ( 3 ) : 297 – 305 .

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.