Power optimisation of single phase clocked feedback D flip-flop for CDMA

References

• Albadry, O. A., Mohamed El-Bendary, M. A., Amer, F. Z., & Singy, S. M. (2019). Design of area efficient and low power 4-bit multiplier based on full -swing GDI technique. IEEE International Conference on Innovative Trends in Computer Engineering, Aswan, Egypt, 2–4, IEEE.
   Google Scholar
• Aloisi, W., & Mita, R. (2008). Gated-clock design of linear-feedback shift registers. IEEE Transactions on Circuits and Systems-II, 55(6), 5 46–550.1 0.1109/T CSII.2007.914901
   Google Scholar
• Aparna, B., & Anandi, V. (2017). Design of A D flip-flop for optimization of power dissipation using GDI technique. IEEE International Conference in Recent Trends in electronics Information and Communication Technology, 172–177.IEEE
   Google Scholar
• Arunjan, P., & Hiremath, S. (2019). Design of sequential circuit using data driven clock gating and multibit flip-flop integration. IEEE 3rd International Conference on Electronics, Communication and Aerospace Technology, 1195–1199, IEEE.
   Google Scholar
• Badry, O. A., & Abedelghany M. A. (2018). Low power 1-bit full adder using full-swing gate diffusion input technique. IEEE International Conference on Innovative Trends In Computer Engineering, Aswan, Egypt, 328–333, IEEE.
   Google Scholar
• Baker, R. J. (2008). CMOS mixed signal circuit design (Second ed.). Wiley Publication.
   Google Scholar
• Bennii, L., & De Micheli, G. (1996). Automatic synthesis of low-power gated-clock finite-state machines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(6), 630–643, IEEE. doi:10.1109/43.503933
   Google Scholar
• Chaudhary, P., Das, B. K., & Ahuja, S. (2016). Design of low power memory cell using D flip- flop under adiabatic reduction. IEEE 3rd International Conference on Signal Processing and Integrated Networks, 20–23.
   Google Scholar
• Dobriyal, P., Sharma, K., Sethi, M., & Sharma, G. (2013). A high performance D-flip flop design with low power clocking system using MTCMOS technique, IEEE Third International Conference on Advanced Computing, 1524–1528.
   Google Scholar
• Frappe, A., Flament, A., Stefanelli, B., Kaiser, A., & Cathelin, A. (2009). An all- digital RF signal generator using high-speed ∆∑ modulators. IEEE Journal of Solid-State Circuits, 44(10), 2722–2732. https://doi.org/10.1109/JSSC.2009.2028406
   Google Scholar
• Gajare, Y., & Khaparde, A. (2018a). Comparison of D flip-flops using variability and delay analysis for sigma delta ADC. IARAS International Journal of Circuits and Electronics, 3, 7-13.
   Google Scholar
• Gajare, Y., & Khaparde, A. (2018b). Design and simulation of first order one bit sigma delta ADC in180nm CMOS technology. WSEAS Transactions on Electronics, 9, 1–7. /E-1109-9445/2415-1513,Volume 9 , Art. #1.
   Google Scholar
• Strollo, A. G. M., Napoli, E., and De Caro, D. (2000).New clock- gating techniques for low power flip-flops. IEEE proceedings of International Symposium on Low Power Electronics and Design, 114–119.
   Google Scholar
• Kumar, A., Kumar, Y., & Berwal, D. (2016). Low power dual edge triggered flip flop using multi threshold CMOS. IEEE International Conference on Computing, Communication and Automation, 1358–1361, IEEE.
   Google Scholar
• Madhushree, K., & Rajan, N. (2017). Test power optimization using clock gating. IEEE International Conference on Intelligent Computing, Instrumentation and Control Technologies, 12–16, IEEE.
   Google Scholar
• Mangawati, A. S., & Palecha, N. (2019). Clock gating integration using 18T-TSPC clocked flip-flop. IEEE 2nd International Conference on Intelligent Computing, Instrumentation and Control technologies, 957–961.
   Google Scholar
• Morgenshtein, A., Yuzhaninov, V., Kovshilovsky, A., & Fish, A.(2014).Full-swing gate diffusion input logic-case study of low power CLA adder design, Elsevier, INTEGRATION. The VLSI Journal, 47(1), 62–70. https://doi.org/10.1016/j.vlsi.2013.04.002
   Google Scholar
• Jalali,M.J.P., Rezaee,A. (2010). Power optimization in 70nm technology. IEEE Second International Conference on Computer Engineering and Technology, 136–139.
   Google Scholar
• Sahni, K., Rawat, K., & Pandey, S. , Ahmad ,Z. (2015).Power optimization of communication system using clock gatingtechnique. IEEE 5th International Conference on Advanced Computing And Communication Technologies, 375–378.
   Google Scholar
• Stan, M. R, & Barcella, M. (2003). MTCMOS with outer feedback (MTOF) flip-flops, IEEE International Symposium on Circuits and Systems, 429–432, IEEE.
   Google Scholar
• Strollo, A. G. M., & De Caro, D. (2000). Low power flip-flop with clock gating on master and slave latches.IET Digital Library, Journal  of Electronics Letters, 36(4), , 36(4), 294 – 295. doi:10.1049/el:20000268
   Google Scholar