References
- Chen CM, Chen CH. An efficient pipeline architecture for deblocking filter in H.264/AVC. IEICE Trans. Inf. Syst., 2007, E90-D, 99–107.
- Parlak M, Hamzaoglu I, Low power H. 264 deblocking filter hardware implementations.IEEE Trans. Consum. Electron., 2008, 54, 808–816.
- Liu TM, Lee WP, Lin TA, Lee CY. A memory-efficient deblocking filter for H.264/AVC video coding, Proc. IEEE Int. Symp.on Circuits and systems.ISCAS 2005. Kobe, Japan IEEE Computer Society, Vol. 3, May 2005, pp. 2140–2143.
- Liu TM, Lee WP, Lee CY. An in/post-loop deblocking filter with hybrid filtering schedule. IEEE Trans. Circuits Syst. Video Technol., 2007, 17, 937–943.
- López S, Tobajas F, Callicó G, Pérez PA, Armas V, López JF, Sarmiento R. A novel high performance architecture for H.264/AVC deblocking filtering.ETRI J., 2007, 29, 396–398.