REFERENCES
- Joint Video Team. ‘Draft ITU-T recommendation and final draft international standard of joint video specification’, ITU-T Rec. H.264 and ISO/IEC 14496-10 AVC, ISO/IEC, Geneva, Switzerland, 2003.
- Brown M, Hsu KW. A novel 5·46 mW H.264/AVC video stream parser IC, Proc. 21st IEEE International SOC Conf.: SoCC 2008, Newport Beach, CA, USA, September 2008, IEEE Computer Society, pp. 197–200.
- Lin HY, Lu YH, Liu BD, Yang JF. A highly efficient VLSI architecture for H.264_AVC CAVLC decoder. IEEE Trans. Multimedia, 2008, 10, 31–42.
- Yeo D, Shin H. High throughput parallel decoding method for H.264/AVC CAVLC. ETRI J., 2009, 31, 510–517.
- Oh M, Lee W, Jung Y, Kim J. Design of high-speed CAVLC decoder architecture for H.264/AVC. ETRI J., 2008, 30, 167–169.
- Xu K, Choy CS, Chan CF, Pun KP. A low-power bitstream controller for H.264/AVC baseline decoding, Proc. 32nd European Solid-State Circuits Conf.: ESSCIRC 2006, Montreux, Switzerland, September 2006, EPFL, pp. 162–165.
- Wu D, Gao W, Hu MZ, Ji ZZ. A VLSI architecture design of CAVLC decoder, Proc. 5th Int. Conf. on ASIC: ASICON 2003, Beijing, China, October 2003, IEEE, Vol. 2, pp. 962–965.
- Lee JJ, Lee JY, Jeong MK, Park SM, Eum NW. Design of application specific processor and compiler for H.264 CAVLC decoding, Proc. 23rd Int. Technical Conf. on Circuits/systems, computers and communications: ITC-CSCC2008, Yamaguchi, Japan, July 2008, IEICE, pp. 189–192.
- Wen Y, Wu G, Chen S, Hu Y. Multiple-symbol parallel CAVLC decoder for H.264/AVC, Proc. IEEE Asia Pacific Conf. on Circuits and system: APCCAS 2006, Singapore, December 2006, IEEE Computer Society, pp. 1240–1243.