References
- W M Kuo, JD Cressler, YJ Chen, and AJ Joseph, “An inductorless Ka-band SiGe HBT ring oscillator”, IEEE Microwave and wireless Components Letters, Vol. 15, No. 10, pp. 682-4, Oct. 2005.
- B Shrestha, and N Kim, “Design of Diodes Feedback Differential Colpitts Voltage Controlled Oscillator with Low Phase Noise Based on InGaP/GaAs HBT Technology”, IETE Journal of Research, Vol. 54, No. 5, pp. 364-8, 2008.
- S B Anand, and B Razavi, “A CMOS clock recovery circuit for 2.5-Gb/s NRZ data”, IEEE J. Solid-State Circuits, Vol. 36, No. 3, pp. 432-9, Mar. 2001.
- L Dai, and R Harjani, “Design of low-phase-noise CMOS ring oscillator”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 49, No. 5, pp. 328-38, May 2002.
- DP Bautista, and ML Aranda, “A low power and high speed CMOS voltage-controlled ring oscillator” in IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 4, pp. 752-5, May 2004.
- M Parvizi, A Khodabakhsh, and A Nabavi, “Low-power high-tuning range CMOS ring oscillator VCOs” in IEEE International Conference on Semiconductor Electronics (ICSE), Johor Bahru, pp. 40-4, Nov 2008.
- J Xu, S Verma, and TH Lee, “Coupled inverter ring I/Q oscillator for low power frequency synthesis” in IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 172-3, 2006.
- H Q Liu, WL Goh, and L Siek, “A 0.18-μm 10-GHz CMOS ring oscillator for optical transceivers” in IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 2, pp. 1525-8, May 2005.
- A Momtaz, J Cao, M Caresosa, A Hairapetian, D Chung, and K Vakilian, et al, “A fully integrated SONET OC-48 transceiver in standard CMOS”, IEEE J. Solid-State Circuits. Vol. 36, No. 12, pp. 1946-73, 2001.
- A Elshazly, and K Sharaf, “2 GHz 1V sub-mW, fully integrated PLL for clock recovery applications using self-skewing” in IEEE International Symposium on Circuits and Systems (ISCAS), pp. 3213-6, 2006.
- Z Shu, K Lee, and BH Leung, “A 2.4-GHz ring oscillator based CMOS frequency synthesizer with a fractional divider dual-PLL architecture”, IEEE J. Solid-State Circuits, Vol. 39, No. 3, pp. 452-62, Mar 2004.
- E Tatschl-Unterberger, S Cyrusian, and M Ruegg, “A 2.5-GHz phase-switching PLL using a supply controlled 2-delay-stage 10 GHz ring oscillator for improved jitter/mismatch” in IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 6, pp. 5453-6, May 2005.
- R Rahajandraibe, L Zaid, VC de Beaupre, and G Bos, “Temperature compensated 2.45 GHz ring oscillator with double frequency control” in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp. 409-12, June 2007.