References
- R Sever and M Askar, “8 × 8-Bit Multiplier Designed With a New Wave-Pipelining Scheme”, In Proceedings of IEEE ISCAS, Paris, France, pp. 2095–8, June. 2010.
- L Cotton, “Maximum-rate pipeline systems”, In Proceedings of AFIPS Spring Joint Comput. Conf., New York, USA, pp. 581–6, May. 1969.
- K K Parhi, “VLSI Signal Processing Systems”, New York: John Wiley & Sons; 1999.
- M Santhi, G Seetharaman, R Silwal, and G Lakshminarayanan, “A Novel Online Clock Skew Scheme for FPGA Based Asynchronous Wave-Pipelined Circuits”, In Proceedings of IEEE Future Tech DATICS, Busan, Korea, pp. 1–6, May. 2010.
- G Seetharaman and B Venkataramani, “Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits”, ACM Transactions on Reconfigurable Technology and Systems, vol.2, no.2, pp. 1:1–1:19. 2009.
- G Seetharaman, G Lakshminarayanan and B Venkataramani, “Design and FPGA Implementation of Self-Tuned Wave-Pipelined Filters with Distributed Arithmetic Algorithm”, Springer Journal of Circuits Syst Signal Process, vol. 27, no.3, pp. 261–76, 2008.
- E I Boemo, S L’opez-Buedo, and J M Meneses, “Some Experiments About Wave Pipelining on FPGAs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, no.2, pp. 232–7, 1998.
- D C Wong, G De Micheli, and M J Flynn, “Designing High-Performance Digital Circuits Using Wave Pipelining: Algorithms and Practical experiences”, IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol.12, no. 1, pp. 25–46, 1993.
- T Gray, W Liu and R Cavin, “Wave Pipelining: Theory and Implementation”, Dordrecht: Kluwer Academic; 1993.
- W P Burleson, M Ciesielski, and F Klass, W Liu, “Wave-Pipelining: A tutorial and research survey”, IEEE Trans. VLS Integr. Syst., vol. 6, no.3, pp. 464–74, 1998.
- J Nyathi, G J Delgado-Frias, “A hybrid wave pipelined network router”, IEEE Trans. Circ. Syst. I: Fundam. Theory Appl., vol. 49, no.12, pp. 1764–72, 2002.
- C Gray, W Liu and R Cavin, “Wave Pipelining: Theory and CMOS Implementation”, New York: Kluwer Academic; 1994.
- W Lam, R Brayton, and A Sangiovanni-Vicentinelli, “Valid clock frequencies and their computation in wavepipelined circuits”, IEEE Trans. Computer-Aided Design, vol.15, no.7, pp. 791–807, 1996.
- E I Boemo, S Lopez-Buedo, and J M.Meneses, “Wave pipelines via look-up tables”, In Proceedings of IEEE ISCAS’96, pp. 185–8, May. 1996.
- G Lakshminarayanan and B Venkataramani, “Optimization techniques for FPGA based wave-pipelined DSP blocks”, IEEE Trans. VLS Integr. Syst., vol.13, no.7, pp. 783–93, 2005.
- B Hedayati, “The new era of programmable systems”, Xcell Journal, vol. 42, pp. 7–9, 2002.
- G Seetharaman, B Venkataramani and G Lakshminarayanan, “Design and FPGA implementation Self-tuned Wave-pipelined filters”, IETE Journal of Research, vol. 52, no. 4, pp. 305–3, 2006.