An Intelligent Adaptive Arbiter for Maximum CPU Utilization, Fair Bandwidth Allocation and Low Latency

References

• S Pasricha, and N Dutt, “On-Chip Communication Architectures-System On-Chip Interconnect”, USA: Morgann Kaufmann; 2008.
   Google Scholar
• F Poletti, D Bertozzi, L Benini, and A Bogliolo,, “Performance analysis of arbitration policies for SoC communication architectures,” Des. Autom. Embed. Syst, Vol. 8, pp. 189–210, 2003.
   Google Scholar
• W Jian, L Yubai, P Qicong, and T Taiqiu, “A dynamic priority arbiter for Network-on-Chip,” in Industrial Embedded Systems, 2009. SIES ’09. IEEE International Symposium on, pp. 253–6, 2009.
   Google Scholar
• C D Antonopoulos, DS Nikolopoulos, and TS Papatheodorou,, “Scheduling algorithms with bus bandwidth considerations for SMPs,” in 32nd International Conference on Parallel Processing, pp. 547–4, 2003.
   Google Scholar
• I Chakrabarti, and S Chatterjee, “A Fast and Lowpower VLSI Architecture for Halfpixel Motion Estimation Using Twostep Search Algorithm for HDTV Application”, IETE Journal of Research, Vol. 57, pp. 263–70, Aug. 2011.
   Google Scholar
• V Lakshmi, K Wood, and T Downs, “A four-channel communications arbiter for multiprocessor arrays,” Microprocessors and Microsystems, Vol. 18, pp. 253–60, 1994.
   Google Scholar
• K Maryam, L Petre, K Sere, and M Daneshtalab,, “CorreComm: A formal hierarchical framework for communication designs,” in Networked Embedded Systems for Enterprise Applications (NESEA), 2011 IEEE 2nd International Conference on, pp. 1–7, 2011.
   Google Scholar
• E Macii, and M Poncino, “Automatic synthesis of easily scalable bus arbiters with dynamic priority assignment strategies,” Computers and Electrical Engineering, Vol. 24, pp. 223–8, 1998.
   Google Scholar
• J Nelson, and M Refai, “Design of a hardware arbiter for multi-microprocessor systems,” Microprocessors and Microsystems, Vol. 8, pp. 21–4, 1984.
   Google Scholar
• F Fahimeh, M Ebrahimi, M Daneshtalab, P Liljeberg, and J Plosila,, “Q-learning based congestion-aware routing algorithm for on-chip network,” in Networked Embedded Systems for Enterprise Applications (NESEA), 2011 IEEE 2nd International Conference on, pp. 1–7, 2011.
   Google Scholar
• Y Xu, L Li, ML Gao, B Zhang, Z Jiang, G Du, and W Zhang,, “An adaptive dynamic arbiter for multi-processor SoC,” in 8th International Conference on Solid-State and Integrated Circuit Technology, pp. 1993–6, 2007.
   Google Scholar
• A Aravind, “An Arbitration Algorithm for Multiport Memory Systems,” ELEX, Vol. 2, pp. 488–94, 2005.
   Google Scholar
• C Chien-Hua, G Lee, J Huang, and J Jou,, “A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication,” in Proceedings of the 2006 Conference on Asia South Pacific Design Automation, pp. 24–7, 2006.
   Google Scholar
• H Li, Z Ming, Z Wei, and D Li,, “An adaptive arbitration algorithm for SoC bus,” in International Conference on Networking, Architecture, and Storage, pp. 245–6, 2007.
   Google Scholar
• P Chopra, V Dasraju, and SB Jain, “Spectrum Saving through Fixed Mobile Convergence: Mobile Bandwidth Saving Estimate Model,” IETE Journal of Research, Vol. 57, pp. 246–55, May. 2011.
   Google Scholar
• R Bourgade, C Rochange, M Michiel, and P Sainrat,, “MBBA: A Multi-Bandwidth Bus Arbiter for Hard Real-Time,” in 5th International Conference on Embedded and Multimedia Computing 2010, pp. 1–7.
   Google Scholar
• D Shanthi, and R Amutha, “Design of efficient on-chip communication architecture in MpSoC,” in International Conference on Recent Trends in Information Technology (ICRTIT), pp. 364–9, 2011.
   Google Scholar
• D Shanthi, and R Amutha, “Performance analysis of on-chip communication architecture in MPSoC,” in International Conference on Emerging Trends in Electrical and Computer Technology (ICETECT), pp. 811–5, 2011.
   Google Scholar
• J D McCalpin, “Memory Bandwidth and Machine Balance in Current High Performance Computers,” in IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pp. 19–25, 1995.
   Google Scholar
• F Trahay, E Brunet, and A Denis,, “An analysis of the impact of multi-threading on communication performance,” in IEEE International Symposium on Parallel and Distributed Processing, pp. 1–7, 2009.
   Google Scholar
• N Scarabottolo, A Bacci, M Bedina, and F Distante,, “Implementation guidelines of a modular general-purpose multi-microcomputer,” Microprocessing and Microprogramming, Vol. 9, pp. 309–13, 1982.
   Google Scholar
• J Minje, K Bang, H Lee, N Chang, and Y Chung,, “Slack-based Bus Arbitration Scheme for Soft Real-time Constrained Embedded Systems,” in Design Automation Conference, ASP-DAC, pp. 159–64, 2007.
   Google Scholar
• K Henrik, “Arbiter and simulation for DARPA grand challenge for team caltech,” MSc. Thesis, Department of Automatic Control, Lund Institute of Technology, 2004.
   Google Scholar
• M N Akhtar, and O Sidek, “An Intelligent Arbiter for Fair Bandwidth Allocation,” presented at the 9th IEEE Student Conference on Research and Development (SCOReD), pp. 322–7, 2011.
   Google Scholar
• L Ruibing, A Cao, and K Cheng-Kok, “SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, Vol. 15, pp. 69–79, 2007.
   Google Scholar
• L Bu-Ching, LG Wei,H Juinn-Dar, and J Jing-Yang,, “A Precise Bandwidth Control Arbitration Algorithm for Hard Real-Time SoC Buses,” in Design Automation Conference, ASP-DAC, pp. 165–70, 2007.
   Google Scholar
• M N Akhtar, and O Sidek, “An arbiter with fair bandwidth allocation and low latency for real time computing system,” in 3rd International Conference on Computer Technology and Development, pp. 189–95, 2011.
   Google Scholar