References
- S R Das, T F Barakat, E M Petriu, M H Assaf, and K Chakrabarty, “Space compression revisited”, IEEE Trans. Instrum. Meas., Vol. 49, no. 3, pp. 690–704, 2000.
- H J Wunderlich, “BIST for systems-on-a-chip”, Integration –The VLSI J., Vol. 26, nos. 1–2, pp. 55–78, 1998.
- S Mittra, “Principles of Verilog PLI”, Boston, MA: Kluwer; 1999.
- T R Padmanabhan, and B B T Sundari, “Design Through Verilog HDL”, New York: Wiley; 2004.
- ModelSim. Available from: http://www.model.com/[Last accessed on January 2007]
- M H Assaf, S R Das, E M Petriu, L Jin, C Jin, and D Biswas, et al., “Hardware and software co-design in space compaction of digital circuits”, in Proc. IEEE Instrum. Meas. Tech. Conf., Vol. 2, pp. 1503–8, 2004.
- W Wolf, “Modern VLSI Design: System-on-Chip Design”, Upper Saddle River, NJ: Prentice-Hall; 2002.
- ISCAS 85 benchmark circuits. Available from: http://www.fm.vslib.cz/~kes/asic/iscas/[Last accessed on March 2007].
- H K Lee, and D S Ha, “An efficient forward fault simulation algorithm based on the parallel pattern single fault propagation”, in Proc. Int. Test Conf., pp. 946–55, 1991.
- J Lee, “Improved Test Efficiency in IP Cores Using ModelSim Verification Tool”, M.A.Sc. thesis, Department of Systems Science, University of Ottawa, Ottawa, ON K1N 6N5, Canada, 2008.
- S Meyer, “Verilog plus C language modeling with PLI 2.0: The next generation simulation language”, in Proc. Verilog HDL Conf. and VHDL Int. Users Forum, pp. 98–105, 1998.