References
- P Graham, M Caffrey J Zimmerman, D E Johnson, P Sundararajan, and C Patterson, “Consequences and categories of SRAM FPGA configuration SEUs” in Proc. of Military Aerospace Applications of Programmable Logic Devices (MAPLD), Washington D. C., USA, pp. C6.1-C6.11, Sep. 2003.
- E Fuller, M Caffrey, P Blain, C Carmichael, N Khalsa, and A Salazar, “Radiation test results of the Virtex FPGA and ZBT SRAM for space based reconfigurable computing”, Proc. Military and Aerospace Applications of Programmable Logic Devices (MAPLD), Laurel, MD, pp. C5.2–12, Sep. 1999.
- H Ebrahimi, M Saheb-Zamani, and H R Zarandi, “Mitigating soft errors in SRAM-based FPGAs by decoding configuration bits in switch boxes”, Elsevier Microelectronics Journal, Vol. 42, no. 1, pp. 12–20, Jan. 2011.
- H Asadi, M B Tahoori, B Mullins, D Kaeli, and K Granlund, “Soft error susceptibility analysis of SRAM-based FPGAs in high-performance information systems”, IEEE Trans. Nuclear Science, Vol. 54, no. 6, pp. 2714–6, Dec. 2007.
- H Jahanirad, K Mohammadi, and P Attarsharghi, “Single fault reliability analysis in FPGA implemented circuits,” Proc. 13th Symp. Quality Electronic Design, San Jose, USA, pp. 51–8, 2012.
- A Marquardt, V Betz, and J Rose, “Timing-driven placement for FPGAs”, FPL, Villach, Austria, pp. 203–13, Aug. 2000.
- V Betz, and J Rose, “VPR: A new packing, placement and routing tool for FPGA research”, FPL, London, UK, pp. 213–22, Sep. 1997.
- Z Baruch, O Cret, and H Giurgiu, “Genetic Algorithm for FPGA Placement”, Proc. of the 12th International Conference on Control Systems and Computer Science (CSCS-12), Bucharest, Romania, pp. 121–6, May. 1999.
- M Solar, J Perez, J Pulido, and M Rodriguez. “Placement and Routing of Boolean Functions in Constrained FPGAs using a Distributed Genetic Algorithm and Local Search”, Parallel and Distributed Processing Symposium, Rhodes Island, Greece, pp. 121–7 Apr. 2006.
- K Wang, and X Ning, “Ant colony optimization for Symmetrical FPGA Placement”, 11th Int. Conf. Computer-Aided Design and Computer Graphics, Huangshan, China, pp. 561–3, Aug. 2009.
- X Wenyao, X Kijun, and X Xinmin, “A novel Placement Algorithm for Symmetrical FPGA”, 7th Int. conf. on ASIC (ASICON '07), Guilin China, pp. 1281–4, Oct. 2007.
- G K Venayagamoorhy, and V G Gudise, “Swarm Intelligence for Digital Circuit Implementation on Field Programmable Gate Arrays Platforms”, Workshop Evolvable Hardware, Seatle, USA, pp. 83–6, Jun. 2004.
- V G Gudise, and G K Venayagamoorhy, “FPGA Placement and Routing Using Particle Swarm Optimization”, Annual Sympsium on VLSI, Florida, USA, pp. 307–8, Feb. 2004.
- M El-Abd, H Hassan, and M S Kamel, “Discrete and Continuous Particle Swarm Optimization for FPGA Placement”, Evolutionary Computation, Trondheim, Norway, pp. 706–11, May. 2009.
- M Al-Ebd, H Hassan, M Anis, M S Kamil, and M Elmasry, “Discrete cooperative particle swarm optimization for FPGA placement,” Elsevier Applied Soft Computing, Vol. 10, no. 5 pp. 284–95, Aug. 2010.
- Xilinx Corporation, San Jose, CA, “Virtex 2.5 V field programmable gate arrays”, Data Sheet, DS003-1, 2001.
- A Rohani, and H R Zarandi, “Two effective methods to mitigate soft error effects in SRAM-based FPGAs ”, Elsevier Microelectronics Reliability, Vol. 50, no. 1, pp. 1171–80, May. 2010.