References
- T Conte, T M Dubey, P K Jennings, M D Lee, R B Releg, A Rathnam, et al, Challenges to combining general purpose and multimedia processors, IEEE computer, Vol. 30, No. 12, pp. 33–7, Dec. 1997.
- I Kuroda, and T Nishitani, Multimedia processors, Proc. IEEE, Vol. 86, No. 6, pp. 1203–21, Jun. 1998.
- R B Lee, Z Shi, and X Yang, Efficient permutation instructions for fast software cryptography, IEEE Micro, Vol. 21, No. 6, pp. 56–69, Nov/ Dec. 2001.
- Z J Shi, Bit permutaion instructions: Architeture, Implementation and cryptographic properties, Ph.D Dissertation, Electr. Engg. Dept. Princeton Univ., Princeton, NJ, 2004.
- Z J Shi, and R B Lee, Implementation Complexity of bit permutation instructions, in Proc.Asilomar Conf. Signals Stst. Comput, 2003, pp. 879–86.
- X Yang and R B Lee, Fast sub word permutation units using omega and flip network stages, in Proc. IEEE Int. Conf. Comput. Design, 2000, pp. 15–22.
- I Kadayif, P Nath, M Kandemir, and A Sivasubramaniam, Reducing data TLB power via compiler directed Address Generation, IEEE transactions on Comp. Aided design of IC’s and systems, Vol. 26, No. 2, pp. 312–24, Feb. 2007.
- N Lashkarian, E Hemphi, H Tarn, H Parekh, and C Dick, Reconfigurable Digital Front End Hardware for wire less base-station transmitters: Analysis, Design and FPGA implementation, IEEE transactions on circuits and systems, Vol. 54, No. 8, pp. 1666–77, Aug. 2007.
- G Dimitrakopoulos, C Mavrokefalidis, K Galanopoulos, and D Niolos, Sorter based permutation units for Media-Enhanced Processors, IEEE Transactions on VLSI systems, Vol. 15, No. 6, pp. 711–5, Jun. 2007.
- P Karthigaikumar, K Basakaran, and P Babu, A Novel argument to use 8 bit processor for low power media application, International Conference on IMECS, Vol. 1, Mar. 2008, pp. 301–6.
- J M Jou, Y L Lee, C Y Lin, and C M Sun, A Novel Reconfigurable computation unit for DSP applications, IEEE comp. Society annual symp. On VLSI, ISVLSI’07, Mar. 2007, pp. 439–44.