Gate Current Modelling through High-K Gate Stack MOSFET for Very-Large-Scale Integration Logic Circuit Analysis

Reference

• Aziz, A., Kassami, K., Kassami, K. & Olivie, F. 2004, “Modelling of the Influence of Charges Trapped in the Oxide on the I(Vg) Characteristics of Metal-Ultra- Thin-Oxide-Semiconductor Structures”, Semiconductor Science and Technology, Vol. 19, pp. 877–884.
   Google Scholar
• Calvet, L. E., Wheeler, R. G. & Reed, M. A. 2002, “Electron Transport Measurements of Schottky Barrier Inhomogeneities”, Applied Physics Letters, Vol. 80, No. 10, pp. 1761–1763.
   Google Scholar
• Cao, K. M., Lee, W.-C., Liu, W., Jin, X., Su, P. and Fung, S. K. H. 2000, “BSIM4 Gate Leakage Model Including Source Drain Partition”, IEDM Technical Digest, pp. 815–823.
   Google Scholar
• Chen, W. B., Xu, J. P., Lai, P. T., Li, Y. P. & Xu, S. G. 2007, “Gate Leakage Properties of MOS Devices with Tri-Layer High-K Gate Dielectric”, Microelectronics Reliability, Vol. 47, pp. 937–943.
   Google Scholar
• Chen, S. Y., Chen, H. W., Chiu, F. C., Liu, C. H., Hsieh, Z. Y., Huang, H. S. & Hwang, H. L. 2008, “Interfacial and Electrical Characterization of HfO2-Gated MOSCs and MOSFETs by C-V and Gated-Diode Method”, ECS Trans., Vol. 16, No. 5, pp. 131–138.
   Google Scholar
• Choi, C.-H., Chidambaram, P. R., Khamankar, R., Machala, C. F., Yu, Z. & Dutton, R. W. 2002, “Dopant Profile and Gate Geometric Effects on Polysilicon Gate Depletion in Scaled MOS”, IEEE Transactions on Electron Devices, Vol. 49, No. 7, pp. 1227–1231.
   Google Scholar
• Chung, S. S. S. & Li, T. C. 1992, “An Analytical Threshold-Voltage Model of Trench-Isolated MOS Devices With Non-Uniformly Doped Substrates”, IEEE Transactions on Electron Devices, Vol. 39, No. 3, pp. 614–622.
   Google Scholar
• Drozd, V. E., Baraban, A. P. & Nikiforova, I. O. 1994, “Electrical properties of Si-Al2O3 Structures Grown by ML-ALE”, Applied Surface Science, Vol. 82-83, pp. 583–586.
   Google Scholar
• Felix, J. A., Fleetwood, D. M., Schrimpf, R. D., Hong, J. G., Lucovsky, G., Schwank, J. R. & Shaneyfelt, M. R. 2002, “Total-dose Radiation Response of Hafnium- silicate Capacitors”, IEEE Transactions on Nuclear Science, Vol. 49, No. 6, pp. 3191–3196.
   Google Scholar
• Felix, J. A., Shaneyfelt, M. R., Fleetwood, D. M., Meisenheimer, T. L., Schwank, J. R., Schrimpf, R. D., Dodd, P. E., Gusev, E. P. & Emic, C. D. 2003, “Radiation-induced Charge Trapping in Thin Al2O3/SiOxNy/Si(100) Gate Dielectric Stacks”, IEEE Transactions on Nuclear Science, Vol. 50, No. 6, pp. 1910–1918.
   Google Scholar
• Govoreanu, B., Blomme, P., Henson, K., Van Houdt, J. & De Meyer, K. 2004, “An Effective Model for Analyzing Tunneling Gate Leakage Currents Through Ultrathin Oxides and High-K Gate Stacks from Si Inversion Layers”, Solid-State Electronics, Vol. 48, pp. 617–625.
   Google Scholar
• Guo, X., Wang, X., Juo, Z., Ma, T. P. & Tamagawa, T. 1999, “High-quality Ultrathin (1.5nm) TiO2/Si3N4 Gate Dielectric for Deep Sub-Micron CMOS Technology”, IEDM Technical Digest, pp. 137–140.
   Google Scholar
• Gusev, E. P., Cartier, E., Buchanan, D. A., Gribelyuk, M., Copel, M., Okorn-Schmidt, H. & Emic, C. D. 2001, “Ultrathin High-K Metal Oxides on Silicon: Processing, Characterization and Integration Issues”, Microelectronic Engineering, Vol. 59, No.1-4, pp. 341–349.
   Google Scholar
• Gusev, E. P., Cabral, Jr., C., Linder, B. P., Kim, Y. H., Maitra, K., Cartier, E., Nayfeh, H., Amos, R., Biery, G., Bojarczuk, N., Callegari, A., Carruthers, R. & Zhang, Y. 2004, “Advanced Gate Stacks with Fully Silicided (FUSI) Gates and High-K Dielectrics: Enhanced Performance at Reduced Gate Leakage”, IEEE International Electron Devices Meeting (IEDM) Technical Digest, pp. 79–82.
   Google Scholar
• Heh, D., Young, C.-D., Brown, G.-A., Hung, P.- Y., Vogel, E.-M. & Bernstein, J.-B. 2006, “Spatial Distribution of Trapping Centers in HfO2/SiO2”, Applied Physics Letter, Vol. 88, pp. 152907–152909.
   Google Scholar
• Houssa, M., Pourtois, G., Heyns, M. M. & Stesmans, A. 2005, “Defect Generation in High-k Gate Dielectric Stacks under Electrical Stress: The Impact of Hydrogen”, Journal of Physics: Condensed Matter, Vol. 17, pp. s2075-s2088.
   Google Scholar
• Jimenez-Molinos, F., Gamiz, F., Palma, A., Cartujo, P. & Lopez-Villanueva, J. A. 2002, “Direct and Trap Assisted
   Google Scholar
• Elastic Tunneling Through Ultrathin Gate Oxides”, Journal of Applied Physics, Vol. 91, No. 8, pp. 5116–5124.
   Google Scholar
• Lee, W.-C. & Hu, C. 2000, “Modeling Gate and Substrate Currents Due to Conduction- and Valence- Band Electron and Hole Tunneling”, Symposium on VLSI Technology, pp. 198–199.
   Google Scholar
• Lee, W.-C. & Hu, C. 2001, “Modeling CMOS Tunneling Currents Through Ultrathin Gate Oxide Due to Conduction- And Valence-Band Electron and Hole Tunneling”, IEEE Trans. Electron. Devices, Vol. 48, pp. 1366–1373.
   Google Scholar
• Lee, B. H., Kang, L., Qi, W. J., Nieh, R., Jeon, Y., Onishi, K. & Lee, J. C. 1999, “Ultrathin Hafnium Oxide with Low Leakage and Excellent Reliability for Gate Dielectric Application”, IEDM Technical Digest, pp. 133–136.
   Google Scholar
• Lo, S. H., Buchanan, D. A., Taur, Y. & Wang, W. 1997, “Quantum-Mechanical Modeling of Electron Tunneling Current from the Inversion Layer of Ultra-Thin- Oxide nMOSFETs”, IEEE Transaction on Electron. Device Letter, Vol. 18, pp. 209–211.
   Google Scholar
• Lucovsky, G., Wu, Y., Niimi, H., Misra, V. & Phillips, C. 1999, “Bonding constraints and defect formation at interfaces between crystalline silicon and advanced single layer and composite gate dielectric”, Applied Physics Letters, Vol. 74, No. 14, pp. 2005–2007.
   Google Scholar
• Ma, T. P. 1998, “Making Silicon Nitride Film a Viable Gate Dielectric”, IEEE Transactions on Electron. Devices, Vol. 45, No. 3, pp. 680–690.
   Google Scholar
• Mains, R. K., Sun, J. P. and Haddad, G. I. 1989, “Observation of Intrinsic Bistability in Resonant Tunneling Diode Modeling”, Applied Physics Letters, Vol. 55, pp. 371–373.
   Google Scholar
• Misra, V., Lazar, H., Wang, Z., Wu, Y., Niimi, H., Lucovsky, G., Wortman, J. J. & Hauser, J. R. 1999, “Interfacial properties of ultrathin pure silicon nitride formed by remote plasma enhanced chemical vapor deposition”, Journal of Vacuum Science and Technology B, Vol. 17, pp.1836–1839.
   Google Scholar
• Ono, M., Saito, M., Yoshitomi, T., Fiegna, C., Ohguro, T. & Iwai, H. 1995, “A 40 nm Gate Length NMOSFETs”, IEEE Transaction on Electron Devices, Vol. 42, pp. 1822–1830.
   Google Scholar
• Park, Y. C., Jackson, W. B., Johnson, N. M. & Hagstrom, S. B. 1990, “Spatial Profiling of Electron Traps in Silicon Nitride Thin Films”, Journal of Applied Physics, Vol. 68, No. 10, pp. 5212–5221.
   Google Scholar
• Park, D., King, Y., Lu, Q., King, T. J., Hu, C., Kalnitsky, A., Tay, S. P. & Cheng, C. C. 1998, “Transistor Characteristics with Ta2O5 Gate Dielectric”, IEEE Trans. Electron Devices Letter, Vol. 19, p. 441–443.
   Google Scholar
• Pregaldiny, C. L. & Mathiot, D. 2004, “Accounting for Quantum Mechanical Effects from Accumulation to Inversion in A Fully Analytical Surface Potential-
   Google Scholar
• Based MOSFET Model”, Solid-State Electronics, Vol. 48, pp. 781–787.
   Google Scholar
• Qi, W. J., Nieh, R., Lee, B. H., Kang, L., Jeon, Y., Onishi, K., Ngai, T., Banerjee, S. & Lee, J. C. 1999, “MOSCAP and MOSFET Characteristics using ZrO2 Gate Dielectrics Deposited Directly on Si”, IEDM Technical Digest, pp.145–181.
   Google Scholar
• Register, L. F., Rosenbaum, E. & Yang, K. 1999, “Analytic Model for Direct Tunneling Current in Polycrystalline Silicon-Gate Metal-Oxide- Semiconductor Devices”, Applied Physics Letters, Vol. 74, pp. 457–465.
   Google Scholar
• Sekine, K., Saito, Y., Hirayama, M. & Ohmi, T. 2000, “Highly Robust Ultrathin Silicon Nitride Films Grown at Low-Temperature by Microwave- Excitation High-Density Plasma for Giga Scale Integration”, IEEE Transactions on Electron Devices, Vol. 47, No. 7, pp. 1370–1374.
   Google Scholar
• Sun, J. P., Mains, R. K., Chen, W. L., East, J. R. & Haddad, G. I. 1992, “C-V and I-V Characteristics of Quantum Well Varactors”, Journal Applied Physics, Vol. 72, pp. 2340–2346.
   Google Scholar
• Synopsys, Inc., 2012, “Technology Computer-Aided Design (TCAD)”, www.synopsys.com/Tools/TCAD/Pages/default.aspx.
   Google Scholar
• Taur, Y. & Ning, T. H. 1998, Fundamentals of modern VLSI devices, Cambridge University Press, New York.
   Google Scholar
• Taur, Y., Buchanan, D. A., Chen, W., Frank, D. J., Ismail, K. E., Lo, S. H., Sai-Halasz, G. A., Viswanathan, R. G., Warn, H. J. C., Wind, S. J. & Wong, H. S. 1997, “CMOS Scaling into the Nanometer Regime”, Proceeding IEEE, Vol. 85, pp. 486–504.
   Google Scholar
• Tyagi, H. K. & George, P. J. 2008, “Tunneling Currents Through Ultra Thin HfO2/Al2O3/HfO2 Triple Layer Gate Dielectrics for Advanced MIS Devices”, J. Mater. Sci: Mater. Electron., Vol. 19, pp. 902–907.
   Google Scholar
• Vishnyakov, A. V., Novikov, Y. N., Gritsenko, V. A. & Nasyrov, K. A. 2009, “The Charge Transport Mechanism in Silicon Nitride: Multi-Phonon Trap Ionization”, Solid- State Electronics, Vol. 53, No. 3, pp. 251–255.
   Google Scholar
• Wang, W., Gu, N., Sun, J. P. & Mazumder, P. 2006, “Gate Current Modeling of High-k Stack Nanoscale MOSFETs”, Solid-State Electronics, Vol. 50, pp. 1489–1494.
   Google Scholar
• Wilk, G. D., Wallace, R. M. & Anthony, J. M. 2000, “Hafnium and Zirconium Silicates for Advanced Gate Dielectrics”, J. Appl. Phys., Vol. 87, pp. 484–492.
   Google Scholar
• Wilk, G. D., Wallace, R. M. & Anthony, J. M. 2001, “High-K Gate Dielectrics: Current Status and Materials Properties Considerations”, Applied Physics Letters, Vol. 89, pp. 5243–5275.
   Google Scholar
• Zhao, Y. & White, M. H. 2004, “Modeling of Direct Tunneling Current Through Interfacial Oxide and High-K Gate Stacks”, Solid-State Electronics, Vol. 48, pp. 1801–1807.
   Google Scholar