Advanced search
Publication Cover
International Journal of Electronics Volume 97, 2010 - Issue 10: Evolutionary Synthesis of Network-on-Chip-Based Systems
Submit an article Journal homepage
303
Views
16
CrossRef citations to date
0
Altmetric
Articles

Designing fault-tolerant network-on-chip router architecture

Ashkan Eghbal Department of Computer Engineering and Information Technology, Amirkabir University of Technology, Tehran, IranCorrespondence[email protected]
,
Pooria M. Yaghini Department of Computer Engineering and Information Technology, Amirkabir University of Technology, Tehran, Iran
,
H. Pedram Department of Computer Engineering and Information Technology, Amirkabir University of Technology, Tehran, Iran
&
H. R. Zarandi Department of Computer Engineering and Information Technology, Amirkabir University of Technology, Tehran, Iran
Pages 1181-1192 | Received 19 Jul 2010, Accepted 27 Jul 2010, Published online: 06 Oct 2010

Citations (16)

Keep up to date with the latest research on this topic with citation updates for this article.

Subscribe to citation updates

Read on this site (1)

Qianqi Le, Guowu Yang, William N. N. Hung, Xinpeng Zhang & Fuyou Fan. (2014) A multiobjective scatter search algorithm for fault-tolerant NoC mapping optimisation. International Journal of Electronics 101:8, pages 1056-1073.
Read now

Articles from other publishers (15)

Rakotojaona Nambinina, Veit Wiese, Pascal Muoka, Daniel Onwuchekwa & Roman Obermaisser. (2023) Adaptive Time-Triggered Network-on-Chip Architecture: Enhancing Safety. Adaptive Time-Triggered Network-on-Chip Architecture: Enhancing Safety.
Zahra Shirmohammadi, Yassin Allivand, Fereshte Mozafari, Ahmad Patooghy, Mona Jalal & Sanaz Kazemi Abharian. (2022) ReNo: novel switch architecture for reliability improvement of NoCs. The Journal of Supercomputing 79:3, pages 2801-2818.
Crossref
Max Koenen, Nguyen Anh Vu Doan, Thomas Wild & Andreas Herkersdorf. (2021) Protection switching schemes and mapping strategies for fail-operational hard real-time NoCs. Microprocessors and Microsystems 87, pages 104385.
Crossref
Hamed Zandevakili & Ali Mahani. (2020) Built-in self-repair structure for real-time fault recovery applications. Microelectronics Reliability 111, pages 113726.
Crossref
Tsotne Putkaradze, Siavoosh Payandeh Azad, Behrad Niazmand, Jaan Raik & Gert Jervan. (2017) Fault-resilient NoC router with transparent resource allocation. Fault-resilient NoC router with transparent resource allocation.
Marco Balboni & Davide Bertozzi. (2017) Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels. Transparent lifetime built-in self-testing of networks-on-chip through the selective non-concurrent testing of their communication channels.
M. Vijayaraj & K. Balamurugan. (2016) Performance Oriented Docket-NoC (Dt-NoC) Scheme for Fast Communication in NoC. JSTS:Journal of Semiconductor Technology and Science 16:3, pages 359-366.
Crossref
Ashkan Eghbal, Pooria M. Yaghini, Nader Bagherzadeh & Misagh Khayambashi. (2015) Analytical Fault Tolerance Assessment and Metrics for TSV-Based 3D Network-on-Chip. IEEE Transactions on Computers 64:12, pages 3591-3604.
Crossref
Pooria M. Yaghini, Ashkan Eghbal & Nader Bagherzadeh. (2015) On the design of hybrid routing mechanism for mesh-based network-on-chip. Integration 50, pages 183-192.
Crossref
Misagh Khayambashi, Pooria M. Yaghini, Ashkan Eghbal & Nader Bagherzadeh. (2015) Analytical Reliability Analysis of 3D NoC under TSV Failure. ACM Journal on Emerging Technologies in Computing Systems 11:4, pages 1-16.
Crossref
Pooria M. Yaghini, Ashkan Eghbal, Siavash S. Yazdi & Nader Bagherzadeh. (2015) Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC. Accurate System-level TSV-to-TSV Capacitive Coupling Fault Model for 3D-NoC.
Ashkan Eghbal, Pooria M. Yaghini, Siavash S. Yazdi & Nader Bagherzadeh. (2014) TSV-to-TSV inductive coupling-aware coding scheme for 3D Network-on-Chip. TSV-to-TSV inductive coupling-aware coding scheme for 3D Network-on-Chip.
Abbas Banaiyanmofrad, Gustavo Girão & Nikil Dutt. (2014) NoC-based fault-tolerant cache design in chip multiprocessors. ACM Transactions on Embedded Computing Systems 13:3s, pages 1-26.
Crossref
Junxiu Liu, Jim Harkin, Yuhua Li & Liam Maguire. (2014) Online traffic-aware fault detection for networks-on-chip. Journal of Parallel and Distributed Computing 74:1, pages 1984-1993.
Crossref
Martin Radetzki, Chaochao Feng, Xueqian Zhao & Axel Jantsch. (2013) Methods for fault tolerance in networks-on-chip. ACM Computing Surveys 46:1, pages 1-38.
Crossref

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Order Reprints Request Corporate Permissions

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

Request Academic Permissions

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.

Related research

People also read lists articles that other readers of this article have read.

Recommended articles lists articles that we recommend and is powered by our AI driven recommendation engine.

Cited by lists all citing articles based on Crossref citations.
Articles with the Crossref icon will open in a new tab.