Implementation of a high speed frequency synthesizer employing a dual input phase accumulator

References

• ALTERA, AN0 42 . 1998 . Metastability in Altera Devices (ver. 3) . ALTERA Applications Notes , A-AN-042-3
   Google Scholar
• Best , R. 1993 . Phase-Locked Loops Theory, Design and Applications , New York : McGraw-Hill .
   Google Scholar
• Candy , J. C. 1986 . Decimation for sigma delta modulation . IEEE Transactions on Communications , COM-34 : 72 – 76 .
   Google Scholar
• Candy , J. C. and Huynh , A.-N. 1986 . Double interpolation for digital to analog conversion . IEEE Transactions on Communications , COM-34 : 77 – 81 .
   Google Scholar
• Efstathiou , K. A. , Papadopoulos , G. and Kalivas , G. High speed frequency synthesizer based on PLL . IEEE International Conference on Electronics, Circuits and Systems . Oct. 1996 , Rodos. vol. 1 , pp. 627 – 630 .
   Google Scholar
• Gillette , G. C. 1969 . The Digiphase principle . Frequency Technology , : 25 – 29 .
   Google Scholar
• Gorski Propiel , J. 1975 . Frequency Synthesis: Techniques and Applications , New York : IEEE Press .
   Google Scholar
• Hikawa , H. , Mori , S. and Jain , V. K. 1990 . Enhanced digital frequency synthesizer and its analysis . Proceedings of the IEEE International Symposium on Circuits and Systems , 1 : 628 – 631 .
   Google Scholar
• Kajiwara , A. and Nakagawa , M. 1992 . New PLL frequency synthesizer with high switching speed . IEEE Transactions on Vehicular Technology , 41 : 407 – 413 .
   Google Scholar
• Kobayashi , F. , Sacamoto , Y. and Nakano , M. 1984 . High-speed PLL and frequency synthesizer for low frequencies . IEEE Transactions on Circuits and Systems , CAS-31 : 847 – 852 .
   Google Scholar
• Lindsey , W. C. and Chak , M. C. 1981 . A survey of digital phase-locked loops . IEEE Proceedings , 69 : 410 – 431 .
   Web of Science ®Google Scholar
• Mao-Fu , L. and Nakano , M. 1966 . Special section on phase-locked loop techniques . IEEE Transactions on Industrial Electronics , 43 : 607 – 646 .
   Google Scholar
• Moore , A. W. 1973 . Phase-locked loops for motor-speed control . IEEE Spectrum , : 61 – 67 .
   Google Scholar
• Reinhardt , V. S. , Gould , K. , Mvnab , K. and Bustamante , M. 1986 . A short survey of frequency synthesiser techniques . Proceedings of the 40th Annual Frequency Control Symposium (IEEE) , : 355 – 365 .
   Google Scholar
• Riley , T. A. D. , Copeland , M. A. and Kwasniewsaki , T. A. 1993 . Delta-Sigma modulation in fractional-n frequency synthesis . IEEE Journal of Solid-State Circuits , 28 : 553 – 559 .
   Web of Science ®Google Scholar
• Selby , S. M. 1974 . Standard Mathematical Tables , Cleveland, Ohio : CRC Press .
   Google Scholar
• Wheatley , E. C. III . Digital Frequency Synthesizer with random Jittering for reducing discrete spectral spurs . United State Patent No. 4,410,954 . 1983 .
   Google Scholar
• Wulich , D. , Bar , M. and Kost , O. 1991 . Fast frequency synthesizer based on PLL and a continuous phase divider . International Journal of Electronics , 70 : 891 – 899 .
   Web of Science ®Google Scholar