References
- Bahn , J. H. , Lee , S. E. and Bagherzadeh , N. 2007 . ‘Design of a Router for Network-on-Chip’ . International Journal of High Performance Systems Architecture , 1 ( 2 ) : 98 – 105 .
- Bahn , J. H. , Lee , S. E. , Yang , Y. , Yang , J. and Bagherzadeh , N. 2008a . ‘On Design and Application Mapping of a Network-on-Chip (NoC) Architecture’ . Parallel Processing Letters , 18 : 239 – 255 .
- Bahn , J. H. , Yang , J. and Bagherzadeh , N. ‘Parallel FFT Algorithms on Network-on-Chips’ . 5th International Conference on Information Technology: New Generations (ITNG 2008) .
- Benthin , C. , Wald , I. , Scherbaum , M. and Friedrich , H. ‘Ray Tracing on the CELL Processor’ . Proceedings of the 2006 IEEE Symposium on Interactive Ray Tracing . pp. 15 – 23 .
- Dally , W. J. ‘Route Packets, not Wires: On-chip Interconnection’ . Proceedings of the 38th Conference on Design Automation .
- ITRS, ‘International Technology Roadmap for Semiconductors 2004 Update’ . http://www.itrs.net/Links/2004Update/2004Update.htm
- Lee , S. E. , Bahn , J. H. , Yang , Y. S. and Bagherzadeh , N. 2008 . ‘A Generic Network Interface Architecture for a Networked Processor Array (NePA)’ . Architecture of Computing Systems , 4934 : 247 – 260 .
- Nery , A. S. , Nedjah , N. and Franca , F. M.G. 2009a . ‘A Massively Parallel Hardware Architecture for Ray-Tracing’ . International Journal of High Performance Systems Architecture , 2 ( 1 ) : 26 – 34 .
- Nery , A. S. , Nedjah , N. and Franca , F. M.G. ‘GridRT: A Massively Parallel Architecture for Ray-Tracing Using Uniform Grids’ . 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools . pp. 211 – 216 .
- Lampret , D. 2001 . OpenRISC 1200 IP Core Specification Rev.0.7 http://www.opencores.org
- Owens , J. D. , Dally , W. J. , Jayasimha Ron Ho , D. N. , Keckler , S. W. and Peh , L.-S. 2007 . “ ‘Research Challenges for on-chip Interconnection Networks’ ” . In IEEE Micro Vol. 27 , 96 – 108 .
- Purcell , T. J. , Buck , I. , Mark , W. R. and Hanrahan , P. 2005 . “ ‘Ray Tracing on Programmable Graphics Hardware’ ” . In SIGGRAPH ′05: ACM SIGGRAPH 2005 Courses , 268 NY, , USA : ACM .
- Schmittler , J. , Woop , S. , Wagner , D. , Paul , W. J. and Slusallek , P. ‘Realtime Ray Tracing of Dynamic Scenes on an FPGA Chip’ . HWWS ′04: Proceedings of the ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware . pp. 95 – 106 . Grenoble, , France
- Wald , I. , Benthin , C. , Wagner , M. and Slusallek , P. 2001 . “ ‘Interactive Rendering with Coherent Ray Tracing’ ” . In Computer Graphics Forum, Proceedings of EUROGRAPHICS Vol. 20 , 153 – 164 .
- Woop , S. , Schmittler , J. and Slusallek , P. 2005 . “ ‘RPU: A Programmable Ray Processing Unit for Realtime Ray Tracing’ ” . In ACM SIGGRAPH 2005 , Edited by: Gross , M. 434 – 444 . New York, NY : ACM .
- Yang , Y. S. , Bahn , J. H. , Lee , S. E. and Bagherzadeh , N. 2009 . “ ‘Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip’ ” . In 2009 Sixth International Conference on Information Technology: New Generations 849 – 854 .