Analytical modelling of threshold voltage for underlap Fully Depleted Silicon-On-Insulator MOSFET

References

• Alam, M. S., Lim, T. C., & Armstrong, G. A. (2006). Analog performance of double gate SOI transistors. International Journal of Electronics, 93(1), 1–18. doi:10.1080/00207210500296625
   Web of Science ®Google Scholar
• Bansal, A., & Roy, K. (2007). Analytical subthreshold potential distribution model for gate underlap double-gate MOS transistors. IEEE Transactions on Electron Devices, 54(7), 1793–1798. doi:10.1109/TED.2007.898042
   Web of Science ®Google Scholar
• Cheng, K., Khakifirooz, A., Kulkarni, P., Ponoth, S., Haran, B., Kumar, A., & Kuss, J. (2011, June). ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08µm 2 SRAM cell. In IEEE symposium on VLSI technology (VLSIT). Honolulu, HI, 128–129 IEEE.
   Google Scholar
• Dutta, A., Koley, K., & Sarkar, C. K. (2014). Analysis of harmonic distortion in asymmetric underlap DG-MOSFET with high-k spacer. Microelectronics Reliability, 54(6–7), 1125–1132. doi:10.1016/j.microrel.2013.12.001
   Web of Science ®Google Scholar
• Integrated Systems Engineering (ISE) Technology Computer Aided Design (TCAD). (2010). Synopsys Sentaurus device user manual. Mountain View, CA: Author.
   Google Scholar
• Kim, Y.-B. (2010). Challenges for nanoscale MOSFETs and emerging nanoelectronics. Transactions on Electrical and Electronic Materials, 11(3), 93–105. doi:10.4313/TEEM.2010.11.3.093
   Google Scholar
• Koley, K., Dutta, A., Saha, S. K., & Sarkar, C. K. (2015). Analysis of high-κ spacer asymmetric underlap DG-MOSFET for SOC application. IEEE Transaction on Electron Devices, 62(6), 1733–1738. doi:10.1109/TED.2015.2397699
   Web of Science ®Google Scholar
• Kumar, M. J., & Chaudhry, A. (2004). Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs. IEEE Transactions on Electron Devices, 51(4), 569–574. doi:10.1109/TED.2004.823803
   Web of Science ®Google Scholar
• Kumar, M. J., Venkataraman, V., & Nawal, S. (2007). Comprehensive approach to modeling threshold voltage of nanoscale strained silicon SOI MOSFETs. Journal of Computational Electronics, 6(4), 439–444. doi:10.1007/s10825-007-0153-7
   Web of Science ®Google Scholar
• Lemme, M. C., Gottlob, H. D. B., & Kurz, H. (2007). Non-planar devices for nanoscale CMOS. In S. Hall, Nazarov, A. N., & Lysenko, V. S. (Eds.), Nanoscaled semiconductor-on-insulator structures and devices (pp. 19–32). Netherlands: Springer.
   Google Scholar
• Pal, P. K., Kaushik, B. K., & Dasgupta, S. (2015). Asymmetric dual-spacer trigate FinFET device-circuit codesign and its variability analysis. IEEE Transactions on Electron Devices, 62(4), 1105–1112. doi:10.1109/TED.2015.2400053
   Web of Science ®Google Scholar
• Pati, S. K., Koley, K., Dutta, A., Mohankumar, N., & Sarkar, C. K. (2014). Study of body and oxide thickness variation on analog and RF performance of underlap DG-MOSFETs. Microelectronics Reliability, 54(6–7), 1137–1142. doi:10.1016/j.microrel.2014.02.008
   Web of Science ®Google Scholar
• Pati, S. K., Pardeshi, H., Raj, G., Sarkar, C. K., Sarkar, A., & Kumar, M. N. (2012, October). Analytical drain current model for symmetrical gate underlap DGMOSFET. International journal of computer applications (IJCA) proceedings on international conference on communication, circuits and systems iC3S (3), Bhubaneswar IJCA.
   Google Scholar
• Patil, G. C., & Qureshi, S. (2012). Underlap channel metal source/drain SOI MOSFET for thermally efficient low-power mixed-signal circuits. Microelectronics Journal, 43(5), 321–328. doi:10.1016/j.mejo.2011.12.015
   Web of Science ®Google Scholar
• Poiroux, T., Rozeau, O., Scheer, P., Martinie, S., Jaud, M.-A., Minondo, M., & Vinet, A. (2015b). Leti-UTSOI2.1: A compact model for UTBB-FDSOI technologies—Part II: DC and AC model description. IEEE Transactions on Electron Devices, 62(9), 2760–2768. doi:10.1109/TED.2015.2458336
   Web of Science ®Google Scholar
• Poiroux, T., Rozeau, O., Scheer, P., Martinie, S., Jaud, M. A., Minondo, M., & Vinet, M. (2015a). Leti-UTSOI2.1: A compact model for UTBB-FDSOI technologies—Part I: Interface potentials analytical model. IEEE Transactions on Electron Devices, 62(9), 2751–2759. doi:10.1109/TED.2015.2458339
   Web of Science ®Google Scholar
• Rana, A. K., Chand, N., & Kapoor, V. (2011). Gate leakage behavior of source/drain-to-gate non-overlapped MOSFET structure. Journal of Computational Electronics, 10(1–2), 222–228. doi:10.1007/s10825-011-0357-8
   Web of Science ®Google Scholar
• Sharma, R., & Rana, A. K. (2015, July). Strained Si: Opportunities and challenges in nanoscale MOSFET. In Proceedings of ieee 2nd international conference on recent trends in information systems (ReTIS) (pp. 475–480). Kolkata: IEEE. doi:10.1109/ReTIS.2015.7232926
   Google Scholar
• Siebel, O. F., Schneider, M. C., & Galup-Montoro, C. (2012). MOSFET threshold voltage: Definition, extraction, and some applications. Microelectronics Journal, 43(5), 329–336. doi:10.1016/j.mejo.2012.01.004
   Web of Science ®Google Scholar
• Vaddi, R., Agarwal, R. P., & Dasgupta, S. (2011). Analytical modeling of subthreshold current and subthreshold swing of an underlap DGMOSFET with tied–independent gate and symmetric–asymmetric options. Microelectronics Journal, 42(5), 798–807. doi:10.1016/j.mejo.2011.01.004
   Web of Science ®Google Scholar
• Wilson, L. (2013). International technology roadmap for semiconductors-ITRS (Report PIDS 2013). Semiconductor Industry Association. Retrieved from http://www.itrs2.net/2013-itrs.html
   Google Scholar
• Zhang, L., Wang, S., Xu, C., Ye, Y., Chan, M., Chen, Q.,… Liang, H. (2012). Gate underlap design for short channel effects control in cylindrical gate-all- around MOSFETs based on an analytical model. IETE Technical Review, 29(1), 29–35. doi:10.4103/0256-4602.93125
   Web of Science ®Google Scholar