An efficient inexact Full Adder cell design in CNFET technology with high-PSNR for image processing

References

• Almurib, H. A. F., Kumar, T. N., & Lombardi, F. (2016). Inexact designs for approximate low power addition by cell replacement. IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), (pp. 660–665). Dresden, Germany.
   Google Scholar
• Broc, J., Gaillardon, P. E., Amarú, L., Murillo, J. J., Palem, K., & De Micheli, G. (2015). A fast pruning technique for low-power inexact circuit design. IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), (pp. 1–4). Montevideo, Uruguay.
   Google Scholar
• Deng, J., & Wong, H. S. P. (2007a). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part I: Model of the intrinsic channel region. IEEE Transactions on Electron Devices, 54(12), 3186–3194.
   Web of Science ®Google Scholar
• Deng, J., & Wong, H. S. P. (2007b). A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part II: Full device model and circuit performance benchmarking. IEEE Transactions on Electron Devices, 54(12), 3195–3205.
   Web of Science ®Google Scholar
• Goel, S., Kumar, A., & Bayoumi, M. A. (2006). Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(12), 1309–1321.
   Web of Science ®Google Scholar
• Lin, S., Kim, Y. B., & Lombardi, F. (2009). A novel CNTFET-based ternary logic gate design. Proceedings of 52nd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), (pp. 435–438). Cancun, Mexico.
   Google Scholar
• Liu, C., Han, J., & Lombardi, F. (2015). An analytical framework for evaluating the error characteristics of approximate adders. IEEE Transactions on Computers (TC), 64(5), 1268–1281.
   Web of Science ®Google Scholar
• Liu, W., Chen, L., Wang, C., O’Neill, M., & Lombardi, F. (2014). Inexact floating-point adder for dynamic image processing. 14th IEEE International Conference on Nanotechnology, (pp. 239–243). Toronto, Canada.
   Google Scholar
• Liu, W., Chen, L., Wang, C., O’Neill, M., & Lombardi, F. (2016). Design and analysis of inexact floating-point adders. IEEE Transactions on Computers, 65(1), 308–314.
   Web of Science ®Google Scholar
• Sadeghi, M., Ali, M., & Golmakani, A. (2014). Binovel low-power and high performance full-adder cell in 180 nm Cmos technology. World Applied Sciences Journal, 31(2), 240–243.
   Google Scholar
• Safaei Mehrabani, Y., & Eshghi, M. (2015). A symmetric, multi-threshold, high-speed and efficient-energy 1-bit Full Adder cell design using CNFET technology. Circuits, Systems, and Signal Processing (CSSP), 34(3), 739–759.
   Web of Science ®Google Scholar
• Safaei Mehrabani, Y., & Eshghi, M. (2016). Noise and process variation tolerant, low-power, high-speed, and low-energy Full Adders in CNFET technology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(11), 3268–3281.
   Web of Science ®Google Scholar
• Safaei Mehrabani, Y., Faghih Mirzaee, R., Zareei, Z., & Daryabari, S. M. (2017). A novel high-speed, low-power CNTFET-based inexact full adder cell for image processing application of motion detector. Journal of Circuits, Systems and Computers (JCSC), 26(05), 1–15.
   Google Scholar
• Safaei Mehrabani, Y., & Shafiabadi, M. H. (2017). A novel high-performance and reliable multi-threshold CNFET full adder cell design. International Journal of High Performance Systems Architecture (IJHPSA), 7(1), 15–25.
   Google Scholar
• Safaei Mehrabani, Y., Zareei, Z., & Khademzadeh, A. (2013). A high-speed and high-performance full adder cell based on 32-nm CNFET technology for low voltages. International Journal of High Performance Systems Architecture (IJHPSA), 4(4), 196–203.
   Google Scholar
• Shams, A. M., & Bayoumi, M. A. (2000). A novel high-performance CMOS 1-bit full-adder cell. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), 478–481.
   Google Scholar
• Shams, A. M., Darwish, T. K., & Bayoumi, M. A. (2002). Performance analysis of low-power 1-bit CMOS Full Adder cells. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(1), 20–29.
   Web of Science ®Google Scholar
• Singh, A. K., Kumar, H. V., Kadambi, G. R., Kishore, J. K., Shuttleworth, J., & Manikandan, J. (2014). Quality metrics evaluation of hyperspectral images. International Archives of the Photogrammetry, Remote Sensing and Spatial Information Sciences, (pp. 1221–1226). Hyderabad, India.
   Google Scholar
• Yang, Z., Han, J., & Lombardi, F. (2015). Transmission gate-based approximate adders for inexact computing. IEEE International Symposium on Nanoscale Architectures (NANOARCH), (pp. 145–150). Boston, USA.
   Google Scholar
• Yang, Z., Jain, A., Liang, J., Han, J., & Lombardi, F. (2013). Approximate XOR/XNOR-based adders for inexact computing. IEEE International Conference on Nanotechnology (IEEE-NANO 2013), (pp. 690–693). Beijing, China.
   Google Scholar
• Zareei, Z., Navi, K., & Keshavarziyan, P. (2018). Low-power, high-speed 1-bit inexact Full Adder cell designs applicable to low-energy image processing. International Journal of Electronics, 105(3), 375–384.
   Web of Science ®Google Scholar