A 5-MHz bandwidth 78.1-dB SNDR 2-2 MASH delta-sigma modulator

References

• Ahn, G., Chang, D., Brown, M., Ozaki, N., Youra, H., Yamanura, K., Hamashita, K., Takasuka, K., Temes, G. C., & Moon, U. (2005). A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators. IEEE Journal of Solid-State Circuits, 40, 2398–2407.
   Web of Science ®Google Scholar
• Baird, R. T., & Fiez, T. S. (1995), ‘Improved ΔΣ DAC linearity using data weighted averaging’, In Proc. IEEE International Symposium on Circuits Systems, Seattle, WA, USA 13–16.
   Google Scholar
• Cherry, J. A., & Snelgrove, W. M. (2000). Continuous-time delta- sigma modulators for high-speed A/D conversion. Boston, MA, USA: Kluwer.
   Google Scholar
• Fujimoto, Y., Kanazawa, Y., Lo Ré, P., & Iizuka, K. (2015). A 100 MS/s 4 MHz bandwidth 70 dB SNR ΔΣ ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 44, 1697–1708.
   Google Scholar
• Geerts, Y., Steyaert, M., & Sansen, W. (2002). Design of multi-bit delta-sigma A/D converters. Norwell, MA: Kluwer.
   Google Scholar
• Gharbiya, A., & Johns, D. (2009). A 12-bit 3.125 MHz bandwidth 0–3 MASH delta-sigma modulator. IEEE Journal of Solid-State Circuits, 7, 2010–2018.
   Google Scholar
• Jung, Y., Roh, H., & Roh, J. (2013). An input feedforward multibit adder-less ΔΣ modulator for ultrasound imaging systems. IEEE Transactions Instrumentation Measurement, 62, 2215–2227.
   Web of Science ®Google Scholar
• Kiss, P., Silva, J., Wiesbauer, A., Sun, T., Moon, U., Stonick, J., & Temes, G. C. (2000). Adaptive digital correction of analog errors in MASH ADC’s—Part II: Correction using test-signal injection. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47, 629–637.
   Google Scholar
• Koen, C., & Michiel, S. (2008). Design considerations for cascade ΣΔ ADC’s. IEEE Transactions on Circuits and Systems II: Express Briefs, 55, 389–393.
   Web of Science ®Google Scholar
• Liang, Q., Sai, S., Seng, U., Franco, M., & Rui, M. (2017). ‘A 4.2-mW 77.1-dB SNDR 5-MHz BW DT 2-1 MASH ΔΣ modulator with multirate opamp sharing’, IEEE transactions on circuits and systems I:. Regular Papers, 64, 2641–2654.
   Google Scholar
• Matthew, W., & Hua, T. (2009). A low-power and low-complexity continuous-time Gm-C based delta-sigma modulator for WCDMA/UMTS. International Journal of Electronics, 96, 585–602.
   Web of Science ®Google Scholar
• Mitteregger, G., Ebner, C., Mechnig, S., Blon, T., Holuigue, C., & Romani, E. (2006). A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB. IEEE Journal of Solid-State Circuits, 41, 2641–2649.
   Web of Science ®Google Scholar
• Pavan, S., Schreier, R., & Temes, G. C. (2017). Understanding delta-sigma data converters (second ed.). NJ: IEEE Press.
   Google Scholar
• Razavi, B. (2016). Design of analog CMOS integrated circuits (2nd ed.). New York, NY: McGraw-Hill.
   Google Scholar
• Ritter, R., Kauffman, J., Becker, J., & Ortmanns, M. (2015). A 10 MHz bandwidth, 70 dB SNDR continuous time delta-sigma modulator with digitally improved reconfigurable blocker rejection. IEEE Journal of Solid-State Circuits, 51, 660–670.
   Web of Science ®Google Scholar
• Roh, H., Byun, S., Choi, Y., & Roh, J. (2010). Fully synthesised decimation filter for delta-sigma A/D converters. International Journal of Electronics, 97, 663–676.
   Web of Science ®Google Scholar
• Roh, H., Kim, H., Choi, Y., Roh, J., Kim, Y., & Kwon, J. (2009). ‘A 0.6-V delta–sigma modulator with subthreshold-leakage suppression switches’, IEEE transactions on circuits and systems II:. Express Briefs, 56, 825–829.
   Google Scholar
• Roh, J., Byun, S., Choi, Y., Roh, H., Kim, Y., & Kwon, J. (2008). A 0.9-V 60-μW 1-bit forth-order delta–sigma modulator with 83-dB dynamic range. IEEE Journal of Solid-State Circuits, 43, 361–370.
   Web of Science ®Google Scholar
• Silva, J., Moon, U., Steensgaard, J., & Temes, G. C. (2001). Wideband low-distortion delta-sigma ADC topology. Electronics Letters, 37, 737–738.
   Web of Science ®Google Scholar
• Vleugels, K., Rabii, S., & Wooley, B. A. (2001). A 2.5-V sigma-delta modulator for broadband communications applications. IEEE Journal of Solid-State Circuits, 36, 1887–1899.
   Web of Science ®Google Scholar
• Wang, Z., Jung, Y., & Roh, J. (2015). A 10-MHz multi-bit MASH delta-sigma modulator with analog summing interstage. Analog Integrated Circuits and Signal Processing, 85, 201–207.
   Web of Science ®Google Scholar
• Yoon, D., Stacy, H., & Lee, H. (2015). A continuous-time sturdy-MASH ΣΔ modulator in 28nm CMOS. IEEE Journal of Solid-State Circuits, 50, 2880–2890.
   Web of Science ®Google Scholar
• Yoon, Y., Choi, D., & Roh, J. (2015). A 0.4 V 63 µW 76.1 dB SNDR 20 kHz bandwidth delta-sigma modulator using a hybrid switching integrator. IEEE Journal of Solid-State Circuits, 50, 2342–2352.
   Web of Science ®Google Scholar
• Yoon, Y., Roh, H., & Roh, J. (2014). A true 0.4 V delta-sigma modulator using a mixed DDA integrator without clock boosted switches. IEEE Transactions on Circuits and Systems II: Express Briefs, 61, 229–233.
   Web of Science ®Google Scholar
• Zanbaghi, R., Saxena, S., & Temes, G. C. (2012). A 75-dB SNDR, 5-MHz bandwidth stage-shared 2-2 MASH modulator dissipating 16 mW power. IEEE Transactions on Circuits and Systems I: Regular Papers, 59, 1614–1624.
   Web of Science ®Google Scholar