Design of high efficient low power static logic circuit using SG FinFET

References

• Abbasian, E., Birla, S., & Gholipour, M. (2022). A comprehensive analysis of different SRAM cell topologies in 7-nm FinFET technology. Silicon, 14(12), 6909–6920. https://doi.org/10.1007/s12633-021-01432-6
   Web of Science ®Google Scholar
• Ahmed, K. Z., Krishnamurthy, H. K., Augustine, C., Liu, X., Weng, S., Ravichandran, K., Tschanz, J. W., & De, V. (2020). A variation-adaptive integrated computational digital LDO in 22-nm CMOS with fast transient response. IEEE Journal of Solid-State Circuits, 55(4), 977–987. https://doi.org/10.1109/JSSC.2019.2961854
   Web of Science ®Google Scholar
• Azimi, S., De Sio, C., & Sterpone, L. (2021). Analysis of radiation-induced transient errors on 7 nm FinFET technology. Microelectronics Reliability, 126, 114319. https://doi.org/10.1016/j.microrel.2021.114319
   Web of Science ®Google Scholar
• Copetti, T., Balen, T. R., Brum, E., Aquistapace, C., & BolzaniPoehls, L. (2020). Comparing the impact of power supply voltage on CMOS-and FinFET-based SRAMs in the presence of resistive defects. Journal of Electronic Testing, 36(2), 271–284. https://doi.org/10.1007/s10836-020-05869-2
   Web of Science ®Google Scholar
• Duari, C., Birla, S., & Singh, A. K. (2020). A dual port 8T SRAM cell using FinFET& CMOS logic for leakage reduction and enhanced read & write stability. Journal of Integrated Circuits and Systems, 15(2), 1–7. https://doi.org/10.29292/jics.v15i2.140
   Google Scholar
• Eslami, N., Ebrahimi, B., Shakouri, E., & Najafi, D. (2020). A single-ended low leakage and low voltage 10T SRAM cell with high yield. Analog Integrated Circuits and Signal Processing, 105(2), 263–274. https://doi.org/10.1007/s10470-020-01669-y
   Web of Science ®Google Scholar
• Harshey, V., Das, P. K., & Sharma, S. Low power dynamic CMOS not and SRAM cell design using lector and lector-B technique.
   Google Scholar
• Kotb, A., & Guo, C. (2021). 100 Gb/s all-optical multifunctional AND, NOR, XOR, OR, XNOR, and NAND logic gates in a single compact scheme based on semiconductor optical amplifiers. Optics & Laser Technology, 137, 106828. https://doi.org/10.1016/j.optlastec.2020.106828
   Web of Science ®Google Scholar
• Kumar, T. S., & Tripathi, S. L. (2021a). Leakage reduction in 18 nm FinFET based 7T SRAM cell using self-controllable voltage level technique. Wireless Personal Communications, 116(3), 1837–1847. https://doi.org/10.1007/s11277-020-07765-6
   Web of Science ®Google Scholar
• Kumar, T. S., & Tripathi, S. L. (2021b). Process evaluation in FinFET based 7T SRAM cell. Analog Integrated Circuits and Signal Processing, 109(3), 545–551. https://doi.org/10.1007/s10470-021-01938-4
   Web of Science ®Google Scholar
• Kundu, S., Chai, L., Chandrashekar, K., Pellerano, S., & Carlton, B. R. (2020). A self-calibrated 2-bit time-period comparator-based synthesized fractional-N MDLL in 22-nm FinFET CMOS. IEEE Journal of Solid-State Circuits, 56(1), 43–54. https://doi.org/10.1109/JSSC.2020.3021279
   Web of Science ®Google Scholar
• Liu, J. C., Mukhopadhyay, S., Kundu, A., Chen, S. H., Wang, H. C., Huang, D. S., & He, J. (2020, December). A Reliability enhanced 5nm CMOS technology featuring 5 th generation FinFET with fully-developed EUV and high mobility channel for Mobile SoC and high performance computing application. In 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA (pp. 9–2). IEEE.
   Google Scholar
• Maryan, M. M., Azhari, S. J., & Amini-Valashani, M. (2022). A self-control leakage-suppression block for low-power high-efficient static logic circuit design in 22 nm CMOS process. Integration, 87(1), 1–10. https://doi.org/10.1016/j.vlsi.2022.05.006
   Google Scholar
• Mohammed, M. U., Nizam, A., Ali, L., & Chowdhury, M. H. (2021). FinFET based SRAMs in sub-10nm domain. Microelectronics Journal, 114, 105116. https://doi.org/10.1016/j.mejo.2021.105116
   Web of Science ®Google Scholar
• MoradinezhadMaryan, M., Amini-Valashani, M., & Azhari, S. J. (2021). A new circuit-level technique for leakage and short-circuit power reduction of static logic gates in 22-nm CMOS technology. Circuits, Systems, and Signal Processing, 40(7), 3536–3560. https://doi.org/10.1007/s00034-020-01639-9
   Web of Science ®Google Scholar
• Mukku, P. K., Naidu, S., Mokara, D., Pydi Reddy, P., & Sunil Kumar, K. (2020). Recent trends and challenges on low-power FinFET devices. Smart Intelligent Computing and Applications, 2(1), 499–510. https://doi.org/10.1007/978-981-32-9690-9_55
   Google Scholar
• Munirathnam, G., & Babu, Y. M. M. (2021).Analysis of static power reduction strategies in Deep Submicron CMOS device technology for digital circuits. In 2021 6th International Conference on Signal Processing, Computing and Control (ISPCC), Solan, India (pp. 278–282). IEEE.
   Google Scholar
• Mushtaq, U., & Sharma, V. K. (2020). Design and analysis of INDEP FinFET SRAM cell at 7‐nm technology. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 33(5), e2730. https://doi.org/10.1002/jnm.2730
   Web of Science ®Google Scholar
• Nasri, F., Glayed, S., Jaba, N., Mera, A., Atri, M., & Machhout, M. (2022). Elucidating the electrical performance and thermal stability in 14-nm FinFETs CMOS technology. Superlattices and Microstructures, 164, 107163. https://doi.org/10.1016/j.spmi.2022.107163
   Google Scholar
• Navaneetha, A., & Bikshalu, K. (2022). Reliability and power analysis of FinFET based SRAM. Silicon, 14(11), 5855–5862. https://doi.org/10.1007/s12633-021-01345-4
   Web of Science ®Google Scholar
• Sharma, D., & Birla, S. (2022). 10T FinFET based SRAM cell with improved stability for low power applications. International Journal of Electronics, 109(12), 2053–2068. https://doi.org/10.1080/00207217.2021.2001868
   Web of Science ®Google Scholar
• Sharma, V. K., & Sharma, V. K. (2021). Design and simulation for NBTI Aware logic gates. Wireless Personal Communications, 120(2), 1525–1542. https://doi.org/10.1007/s11277-021-08522-z
   Web of Science ®Google Scholar
• Wang, S., Leung, G., Pan, A., Chui, C. O., & Gupta, P. (2013). Evaluation of digital circuit-level variability in inversion-mode and junctionless FinFET technologies. IEEE Transactions on Electron Devices, 60(7), 2186–2193. https://doi.org/10.1109/TED.2013.2264937
   Web of Science ®Google Scholar
• Wang, C. P., Lin, B. J., Wu, P. J., Shih, J. R., Chih, Y. D., Chang, J., & King, Y. C. (2022). Embedded micro-detectors for EUV exposure control in FinFET CMOS technology. Nanoscale Research Letters, 17(1), 1–7. https://doi.org/10.1186/s11671-021-03645-5
   PubMed Web of Science ®Google Scholar
• Wang, F., Li, J., Zhang, Z., Ding, Y., Xiong, Y., Hou, X., Chen, H., & Zhou, P. (2021). Multifunctional computing-in-memory SRAM cells based on two-surface-channel MoS2 transistors. Iscience, 24(10), 103138. https://doi.org/10.1016/j.isci.2021.103138
   PubMed Web of Science ®Google Scholar
• Yamani, S. V., Rani, N. U., & Vaddi, R. (2022). Design and performance benchmarking of hybrid tunnel FET/STT-MTJ-Based logic in-memory designs for energy efficiency. IEEE Transactions on Magnetics, 58(4), 1–11. https://doi.org/10.1109/TMAG.2022.3141873
   Web of Science ®Google Scholar