Architecture-level energy model for high-capacity STT-MRAM memory

References

• Chung, S. W., Kishi, T., Park, J. W., Yoshikawa, M., Park, K. S., Nagase, T., Sunouchi, K., Kanaya, H., Kim, G. C., Noma, K., & Lee, M. S. (2016). 4Gbit density STT-MRAM using perpendicular MTJ realized with compact cell structure. 2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, USA.
   Google Scholar
• Dong, X., Xu, C., Xie, Y., & Jouppi, N. P. (2012). Nvsim: A circuit-level performance, Energy, and area Model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(7), 994–1007.
   Web of Science ®Google Scholar
• Eken, E., Song, L., Bayram, I., Xu, C., Wen, W., Xie, Y., & Chen, Y. (2016). Nvsim-VXs: An improved NVSim for variation aware STT-RAM simulation. 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), Austin Texas.
   Google Scholar
• Fang, J., Lu, J., Wang, M., & Zhao, H. (2019). A performance conserving approach for reducing memory power consumption in multi-core systems. Journal of Circuits, Systems & Computers, 28(7), 1950113.
   Web of Science ®Google Scholar
• Ikeda, S., Miura, K., Yamamoto, H., Mizunuma, K., Gan, H. D., Endo, M., Kanai, S., Hayakawa, J., Matsukura, F., & Ohno, H. (2010). A perpendicular-anisotropy CoFeB–MgO magnetic tunnel junction. Nature Materials, 9(9), 721–724.
   PubMed Web of Science ®Google Scholar
• Lin, C. J., Kang, S. H., Wang, Y. J., Lee, K., Zhu, X., Chen, W. C., Li, X., Hsu, W. N., YC, K., Liu, M. T., & Lin, Y. (2009). 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell. 2009 IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA.
   Google Scholar
• Nam, K. T., Oh, S. C., Lee, J. E., Jeong, J. H., Baek, I. G., Yim, E. K., Zhao, J. S., Park, S. O., Kim, H. S., Chung, U. I., & Moon, J. T. (2006). Switching properties in spin transfer torque MRAM with sub-5Onm MTJ size. 2006 7th Annual Non-Volatile Memory Technology Symposium, San Mateo, CA, USA.
   Google Scholar
• Noguchi, H., Ikegami, K., Kushida, K., Abe, K., Itai, S., Takaya, S., Shimomura, N., Ito, J., Kawasumi, A., Hara, H., & Fujita, S. (2015). 7.5 a 3.3ns-access-time 71.2μW/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, USA.
   Google Scholar
• Poremba, M., Mittal, S., Li, D., Vetter, J. S., & Xie, Y. (2015). DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches. 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France.
   Google Scholar
• Poremba, M., & Xie, Y. (2012). NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories. 2012 IEEE Computer Society Annual Symposium on VLSI Amherst, MA, USA.
   Google Scholar
• Poremba, M., Zhang, T., & Xie, Y. (2015). Nvmain 2.0: A user-friendly memory simulator to Model (non-)volatile memory systems. IEEE Computer Architecture Letters, 14(2), 140–143.
   Web of Science ®Google Scholar
• Rho, K., Tsuchida, K., Kim, D., Shirai, Y., Bae, J., Inaba, T., Noro, H., Moon, H., Chung, S., Sunouchi, K., & Park, J. (2017). 23.5 a 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture. 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.
   Google Scholar
• Thoziyoor, S., Muralimanohar, N., Ahn, J. H., & Jouppi, N. P. (2008). CACTI 5.1 (pp. 1–37). Technical Report HPL-2008-20, HP Labs.
   Google Scholar
• Zhang, S., Levy, P. M., Marley, A. C., & Parkin, S. S. (1997). Quenching of magnetoresistance by hot electrons in magnetic tunnel junctions. Physical Review Letters, 79(19), 3744–3747.
   Web of Science ®Google Scholar
• Zhang, Y., Zhao, W., Lakys, Y., Klein, J. O., Kim, J. V., Ravelosona, D., & Chappert, C. (2012). Compact modeling of perpendicular-anisotropy CoFeB/MgO magnetic tunnel junctions. IEEE Transactions on Electron Devices, 59(3), 819–826.
   Web of Science ®Google Scholar
• Zhao, W., Chappert, C., Javerliac, V., & Noziere, J. P. (2009). High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits. IEEE Transactions on Magnetics, 45(10), 3784–3787.
   Web of Science ®Google Scholar
• Zhao, W., Duval, J., Klein, J. O., & Chappert, C. (2011). A compact model for magnetic tunnel junction (MTJ) switched by thermally assisted spin transfer torque (TAS + STT). Nanoscale Research Letters, 6(1), 368.
   PubMedGoogle Scholar