Metastable operation in RS flip-flops

REFERENCES

• CATT , I. , 1966 , Time loss through gating of asynchronous logic signal pulses . I.E.E.E. Transactions on Electronic Computers , 15 , 108 – 111 .
   Google Scholar
• CHANEY , T. J. , 1983 , Measured flip-flop responses to marginal triggering . I.E.E.E. Transactions on Computers , 32 , 1207 – 1209 .
   Google Scholar
• CHANEY , T. J. , and MOLNAR , C. E. , 1973 , Anomalous behaviour of synchronizer and arbiter circuits . I.E.E.E. Transactions on Computers , 22 , 421 – 422 .
   Google Scholar
• CHANEY , T. J. , ORNSTEIN , S. M. , and LITTLEFIELD , W. M. , 1972 , Beware the synchronizer . Presented at I.E.E.E. Compcon 1972 , San Francisco , California , pp. 12 – 14 .
   Google Scholar
• COURANZ , G. R. , and WANN , D. F. , 1975 , Theoretical and experimental behaviour of synchronizers operating in the metastable region . I.E.E.E. Transactions on Computers , 24 , 604 – 616 .
   Google Scholar
• ELINEAU , G. , and WISEBECK , W. , 1977 , A new J-K flip-flop for synchronizers . I.E.E.E. Transactions on Computers , 26 , 1277 – 1279 .
   Google Scholar
• FLEISCHHAMMER , W. , and DÖRTOK , O. , 1979 , The anomalous behavior of flip-flops in synchronizer circuits . I.E.E.E. Transactions on Computers , 28 , 273 – 276 .
   Google Scholar
• HURTADO , M. , and ELLIOTT , D. L. , 1975 , Ambiguous behaviour of logic bistable systems. Proceedings of the 13th Annual Allerton Conference on Circuit and System Theory , pp. 605 – 611 .
   Google Scholar
• JACKSON , T. A. , and ALBICKI , A. , 1985 , Reduction of the probability of synchronization failure in NMOS systems through proper flip-flop design. Proceedings of the 6th Biennial University/Government/Industry Microelectronics Symposium , Auburn , Alabama , pp. 177 – 181 .
   Google Scholar
• KACPRZAK , T. , and ALBICKI , A. , 1987 , Analysis of metastable operation in RS CMOS flip-flops . I.E.E.E. Journal of Solid-State Circuits , 22 , 57 – 64 .
   Google Scholar
• KINNEMENT , D. J. , and WOODS , J. V. , 1976, Synchronization and arbitration circuits in digital systems. Proceedings of the Institution of Electrical Engineers, 123, 961–966.
   Google Scholar
• LACROIX , G. , MARCHEGAY , P. , and AL HOSSRI , N. , 1980 a , Prediction of flip-flop behaviour in metastable state . Electronics Letters , 16 ( 19 ) 725 – 726 .
   Web of Science ®Google Scholar
• LACROIX , G. , MARCHEGAY , P. , and NOUEL , P. , 1980 b , Critical triggering of integrated flip-flops in synchronizer circuits . International Journal of Electronics , 49 ( 3 ), 179 – 184 .
   Web of Science ®Google Scholar
• LIM , W. , and Cox , J. R. , 1983 , Clocks and the performance of synchronizers. Proceedings of the Institution of Electrical Engineers , Pt/E, 130 ( 2 ) 57 – 64 .
   Google Scholar
• Liu , B. , and GALLAGHER , N. C. , 1977 , On the metastable region of flip-flop circuits. Proceedings of the Institute of Electrical and Electronics Engineers , 65 , 581 – 583 .
   Google Scholar
• MARINO , L. R. , 1977 , The effect of asynchronous inputs on sequential network reliability . I.E.E.E. Transactions on Computers , 26 , 1082 – 1090 1981, General theory of metastable operation. I.E.E.E. Transactions on Computers, 30, 107–115 .
   Google Scholar
• PēCHOUčEK , M. , 1976 , Anomalous response times of input synchronizers . I.E.E.E. Transactions on Computers , 25 , 133 – 139 .
   Google Scholar
• ROSEMBERG , F. , and CHANEY , T. J. , 1982 , Flip-Flop resolving time test circuit . I.E.E.E. Transactions on Journal of Sotid-State Circuits , 17 , 731 – 738 .
   Google Scholar
• UNGER , S. H. , 1969 , Asynchronous Sequential Switching Circuits ( New York Wiley-Interscience ).
   Google Scholar
• WANN , D. F. , MOLNAR , C. E. , CHANEY , T. J. , and HURTADO , M. , 1975 , A fundamental problem associated with the physical realization of certain classes of Petri nets. Presented at the Conference on Petri-Nets and Related Methods , MIT , Cambridge , Mass .
   Google Scholar