References
- Ehteshami, B, Petrakian, RG, and Shabe, PM, 1992. Trade-offs in cycle time management: Hot lots, IEEE Trans. on Semicon. Manuf. 5 (1992), pp. 101–106.
- Glassey, CR, and Resende, MGC, 1988a. Closed-loop job release control for VSLI circuit manufacturing, IEEE Trans. on Semicon. Manuf. 1 (1) (1988a), pp. 36–46.
- Glassey, CR, and Resende, MGC, 1988b. A scheduling rule for job release in semiconductor fabrication, Op. Res. Lett. 7 (1988b), pp. 213–217.
- Kim, S, Yea, S-H, and Kim, B, 2002. Shift scheduling for steppers in the semiconductor wafer fabrication process, IIE Trans. 34 (2002), pp. 167–177.
- Kim, S, Yea, S, and Kim, B, 2000. "Stepper scheduling in semiconductor wafer fabrication process". In: Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing. Arizona: Tempe; 2000. pp. 157–162.
- Leachman, RC, Kang, J, and Lin, V, 2002. SLIM: short cycle time and low inventory in manufacturing at Samsung Electronics, Interfaces 32 (2002), pp. 61–77.
- Lee, YH, and Kim, TH, 2002. Manufacturing cycle time reduction using balance control in the semiconductor fabrication line, Prod. Plan. & Cont. 13 (6) (2002), pp. 529–540.
- Lee, YH, and Lee, BJ, 2003. Push-pull production planning of the re-entrant process, Int. J. Adv. Manuf. Tech. 22 (2003), pp. 922–931.
- Lee, YH, Park, JK, and Kim, SY, 2002. Experimental study on input and bottleneck scheduling for a semiconductor fabrication line, IIE Trans. 34 (2002), pp. 179–190.
- Morrison, J, Janakiram, M, and Kumar, PR, 1999. "A comparative study of scheduling policies at Motorola fabs". In: Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation. San Francisco; 1999. pp. 51–56.
- Pierce, NG, and Yurtsever, T, 1999. "Dynamic dispatch and graphical monitoring system". In: Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation. San Francisco; 1999. pp. 57–61.
- Robinson, J, and Chance, F, 2000. "Wafer fabrication cycle time management using MES data". In: Proceedings of the International Conference on Modeling and Analysis of Semiconductor Manufacturing. Arizona; 2000. pp. 10–12.
- Rose, O, 1999. "Estimation of the cycle time distribution of a wafer fab by a simple simulation model". In: Proceedings of the International Conference on Semiconductor Manufacturing Operational Modeling and Simulation. San Francisco; 1999. pp. 18–20.
- Spearman, ML, Woodruff, DL, and Hopp, WJ, 1990. CONWIP: a pull alternative to Kanban, Int. J. Prod. Res. 28 (5) (1990), pp. 879–894.
- Wein, LM, 1988. Scheduling semiconductor wafer fabrication, IEEE Trans. Semicon. Manuf. 1 (3) (1988), pp. 115–129.
- Wein, LM, 1992. On the relationship between yield and cycle time in semiconductor wafer fabrication, IEEE Trans. Semicon. Manuf. 5 (1992), pp. 156–158.