Synthesizing systolic algorithms by three‐level functional programs

References

• Backus , J. 1978 . “Can Programming Be Liberated from the von Neumann Style? A Functional Style and Its Algebra of Programs,” . CACM , 21 ( 8 ) : 613 – 641 .
   Web of Science ®Google Scholar
• Chen , M.C. “Synthesizing Systolic Designs,” . Proc. Int. Symp. on VLSI Technology, System, and Applications . Taipei, Taiwan. pp. 209 – 215 .
   Google Scholar
• Delosme , J.M. and Ipsen , I.C.F. “Design Methodology for Systolic Arrays,” . Proc. SPIE Symp. Vol. 696 , pp. 245 – 259 . Advanced Algorithms and Architectures for Signal Processing .
   Google Scholar
• Fleck , A.C. 1986 . “Structuring FP‐Style Functional Programs,” . Comput. Lang. , 11 ( 2 ) : 55 – 63 .
   Google Scholar
• Fortes , J.A.B. , Fu , K.S. and Wah , B.W. “Systematic Approaches to the Design of Algorithmically Specified Systolic Arrays,” . Proc. IEEE ICASSP . Tampa, FL. pp. 300 – 303 .
   Google Scholar
• Guerra , C. and Melhem , R. “Synthesizing Non‐Uniform Systolic Designs,” . Proc. 1986 Int. Conf. on Parallel Processing . pp. 765 – 771 .
   Google Scholar
• Huang , C.H. and Lengauer , C. 1987 . “The Derivation of Systolic Implementations of Programs,” . Acta Inf. , 24 : 595 – 632 .
   Google Scholar
• Ibarra , O. , Kim , S. and Palis , M. 1986 . “Designing Systolic Algorithms Using Sequential Machines,” . IEEE Trans. Comput. , C‐35 ( 6 ) : 531 – 542 .
   Google Scholar
• Kung , H.T. and Leiserson , C.E. “Systolic Arrays (for VLSI)” . Proc. SIAM Sparse Matrix Symp. pp. 256 – 282 .
   Google Scholar
• Kung , H.T. 1982 . “Why Systolic Architectures?” . Comput. , 15 : 37 – 46 .
   Web of Science ®Google Scholar
• Kung , S.Y. , Lewis , P.S. and Lo , S.C. “On Optimally Mapping Algorithms to Systolic Arrays,” . Proc. 1986 IEEE Int. Symp. on Circuits and Systems . pp. 1316 – 1322 .
   Google Scholar
• Leiserson , C.E. and Saxe , J.B. 1983 . “Optimizing Synchronous Systems,” . J. VLSI Comput. Syst. , 1 ( 1 ) : 41 – 67 .
   Google Scholar
• Leiserson , C.E. 1983 . Area‐Efficient VLSI Computation , Cambridge, MA : MIT Press .
   Google Scholar
• Lin , F.C. and Wu , I.C. 1988 . “Broadcast Normalization in Systolic Design,” . IEEE Trans. Comput. , C‐37 ( 11 ) : 1428 – 1434 .
   Google Scholar
• Lin , F.C. and Charng , R. 1989 . “Pin Reduction through Variable Duplications and Substitutions in Data Dependence Graph,” . Parallel Comput. , 10 ( 2 ) : 231 – 238 .
   Google Scholar
• Lin , Y.C. 1988 . “A Functional Programming Approach to Regular Array Algorithm Design,” . Taipei, , Taiwan : National Taiwan University . Ph.D. Thesis
   Google Scholar
• Lin , Y.C and Lin , F.C. “The Use of aFP to Design Regular Array Algorithms,” . Proc. Int. Conf. on Comput. Languages ‘88 . Miami Beach, FL. pp. 388 – 395 .
   Google Scholar
• Lin , Y.C and Lin , F.C. 1988 . “A Functional Programming Approach to Systolic Design,” . J. Chin. Inst. Eng. , 11 ( 6 ) : 681 – 691 .
   Google Scholar
• Moldovan , D.I. and Fortes , J.A.B. 1986 . “Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays,” . IEEE Trans. Comput. , C‐35 ( 1 ) : 1 – 12 .
   Web of Science ®Google Scholar
• Rajopadhye , S.V. , Purushothaman , S. and Fujimoto , R.M. “On Synthesizing Systolic Arrays for Recurrence Equations with Linear Dependencies,” . Proc. Foundation of Software Technology and Theoretical Computer Science . pp. 488 – 503 .
   Google Scholar
• Robison , A.D. 1987 . “Illinois Functional Programming: A Tutorial,” . Byte , : 115 – 125 .
   Google Scholar
• Correspondence Addressee
   Google Scholar