Fast and accurate MPSoC virtual platform simulation with parallel out-of-order execution approach

References

• Black, D. C., J. Donovan, B. Bunton, and A. Keist. 2010. SystemC: From the Ground Up. 2nd ed. New York: Springer.10.1007/978-0-387-69958-5
   Google Scholar
• Bringmann, O., W. Ecker, A. Gerstlauer, A. Goyal, D. Mueller-Gritschneder, P. Sasidharan, and S. Singh. 2015. “The Next Generation of Virtual Prototyping: Ultra-fast yet Accurate Simulation of HW/SW Systems.” In Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 9–13 March 2015: 1698–1707. New York: IEEE.
   Google Scholar
• Cai, L., and D. Gajski. 2003. “Transaction Level Modeling: An Overview.” In Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Co-design & System Synthesis, Newport Beach, CA, 1–3 October 2003: 19–24. New York: IEEE.
   Google Scholar
• Chen, W., and R. Dömer. 2013. “Optimized Out-of-order Parallel Discrete Event Simulation Using Predictions.” In Proceedings of the Conference on Design, Automation and Test in Europe, (DATE), Grenoble, France, 18–22 March 2013: 3–8. New York: ACM.
   Google Scholar
• Chen, W., X. Han, and R. Dömer. 2012. “Out-of-order Parallel Simulation in ESL Design.” In Proceedings of IEEE Design, Automation & Test in Europe Conference & Exhibition, Dresden, 12–16 March 2012: 141–146. New York: IEEE.
   Google Scholar
• Ezudheen, P., P. Chandran, J. Chandra, B. P. Simon, D. Ravi 2009. “Parallelizing SystemC Kernel for Fast Hardware Simulation on SMP Machines.” In Proceeding of ACM, IEEE, SCS 23rd Workshop on Principles of Advanced and Distributed Simulation, Lake Placid, NY, 22–25 June 2009: 80–87. New York: IEEE.
   Google Scholar
• Fujimoto, R. M. 1990. “Parallel Discrete Event Simulation.” Communications of the ACM 33 (10): 30–53. doi:10.1145/84537.84545.
   Web of Science ®Google Scholar
• Goumas, G., K. Kourtis, N. Anastopoulos, V. Karakasis, and N. Koziris. 2008. “Understanding the Performance of Sparse Matrix-vector Multiplication.” In Proceedings of 16th Euromicro Conference on Parallel, Distributed and Network-based Processing, Toulouse, 13–15 February 2008: 283–292. New York: IEEE.
   Google Scholar
• Kruskal, C. P., L. Rudolph, and M. Snir. 1988. “Efficient Synchronization of Multiprocessors with Shared Memory.” ACM Transactions on Programming Languages and Systems 10 (4): 579–601. doi:10.1145/48022.48024.
   Web of Science ®Google Scholar
• Li, C., C. Ding, and K. Shen. 2007. “Quantifying the Cost of Context Switch.” In Proceeding of the 2007 Workshop on Experimental Computer Science, San Diego, CA, 13–14 June 2007: 1–4. New York: ACM.
   Google Scholar
• Lin, K.-H., S.-J. Cai, and C.-Y. Huang . 2010. “Speeding up SoC Virtual Platform Simulation by Data-dependency Aware Virtual Synchronization.” In Proceedings of 15th IEEE Asia and South Pacific Design Automation Conference, Taipei, Taiwan, 18–21 January 2010: 256–259. New York: IEEE.
   Google Scholar
• Mello, A., I. Maia, A. Greiner, and F. Pecheux. 2010. “Parallel Simulation of SystemC TLM 2.0 Compliant MPSoC on SMP Workstations.” In Proceedings of IEEE Design, Automation & Test in Europe Conference & Exhibition, Dresden, 8–12 March 2010: 606–609. New York: IEEE.
   Google Scholar
• Moy, M. 2013. “Parallel Programming with SystemC for Loosely Timed Models: A Non-intrusive Approach.” In Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 18–22 March 2013: 9–14. New York: IEEE.
   Google Scholar
• Mukherjee, S. S., S. K. Reinhardt, B. Falsafi, M. Litzkow, M. D. Hill, D. A. Wood, S. Huss-Lederman, and J. R. Larus. 2000. “Wisconsin Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator.” IEEE Concurreny 8 (4): 12–20. doi:10.1109/4434.895100.
   Web of Science ®Google Scholar
• Popovici, K., X. Guerin, F. Rousseau, P. S. Paolucci, and A. A. Jerraya. 2008. “Platform-based Software Design Flow for Heterogeneous MPSoC.” ACM Transactions on Embedded Computing Systems 7 (4): 1–23. doi:10.1145/1376804.1376807.
   Web of Science ®Google Scholar
• Schirner, G., and R. Dömer. 2006. “Fast and Accurate Transaction Level Models Using Result Oriented Modeling.” In Proceeding of IEEE/ACM International Conference on Computer Aided Design, San Jose, CA, 5–9 November 2006: 363–368. New York: IEEE.
   Google Scholar
• Schwarz B., S. Debray, and G. Andrews. 2002. “Disassembly of Executable Code Revisited.” In Proceedings of Ninth Working Conference on Reverse Engineering, Richmond, VA, 1 October–November 2002: 45–54. New York: IEEE.
   Google Scholar
• Sinha, R., A. Prakash, and H. D. Patel. 2012. “Parallel Simulation of Mixed-abstraction SystemC Models on GPUs and Multicore CPUs.” In Proceedings of 17th Asia and South Pacific Design Automation Conference, Sydney, NSW, 30 January–2 February 2012: 455–460. New York: IEEE.
   Google Scholar
• Stallings, W. 2014. Operating Systems: Internals and Design Principles. 8th ed. Cambridge: Person.
   Google Scholar
• Vinco, S., V. Bertacco, D. Chatterjee, and F. Fummi. 2012. “SAGA: SystemC Acceleration on GPU Architectures.” In Proceedings of 49th ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, 3–7 June 2012: 115–120. New York: IEEE.
   Google Scholar
• Wu, M.-H., H. P.-C. Wang, C.-Y. Fu, and R.-S. Tsay. 2011. “A High-parallelism Distributed Scheduling Mechanism for Multi-core Instruction-set Simulation.” In Proceedings of 48th ACM/EDAC/IEEE Design Automation Conference, New York, 5–9 June 2011: 339–344. New York: IEEE.
   Google Scholar
• Yeh, Y.-F., H.-C. Lin, and C.-Y. Huang. 2010. “An Ultrasynchronization Checking Method With Trace-driven Simulation for Fast and Accurate MPSoC Virtual Platform Simulation.” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems 32 (6): 928–939. doi:10.1109/TCAD.2013.2241177.
   Web of Science ®Google Scholar