Clustering partially masked images with modified Radon transformation

References

• Alawieh, M. B., F. Wang, and X. Li. 2018. Identifying wafer-level systematic failure patterns via unsupervised learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 (4):832–44. doi:10.1109/TCAD.2017.2729469.
   Web of Science ®Google Scholar
• Deans, S. R. 2007. The Radon transform and some of its applications. Dover Publications.
   Google Scholar
• Hansen, H., V. Nair, and D. Friedman. 1997. Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects. Technometrics 39 (3):241–53. doi:10.1080/00401706.1997.10485116.
   Web of Science ®Google Scholar
• Hsu, S. C., and C. F. Chien. 2007. Hybrid data mining approach for pattern extraction from wafer bin map to improve yield in semiconductor manufacturing. International Journal of Production Economics 107 (1):88–103. doi:10.1016/j.ijpe.2006.05.015.
   Web of Science ®Google Scholar
• Kahng, H., and S. B. Kim. 2021. Self-supervised representation learning for wafer bin map defect pattern classification. IEEE Transactions on Semiconductor Manufacturing 34 (1):74–86. doi:10.1109/TSM.2020.3038165.
   Web of Science ®Google Scholar
• Kaufman, L., and P. J. Rousseeuw. 2009. Finding groups in data: An introduction to cluster analysis. New York: John Wiley & Sons.
   Google Scholar
• Kim, B., Y. S. Jeong, S. H. Tong, I. K. Chang, and M. K. Jeong. 2016. Step-down spatial randomness test for detecting abnormalities in DRAM wafers with multiple spatial maps. IEEE Transactions on Semiconductor Manufacturing 29 (1):57–65. doi:10.1109/TSM.2015.2486383.
   Web of Science ®Google Scholar
• Kim, J., Y. Lee, and H. Kim. 2018. Detection and clustering of mixed-type defect patterns in wafer bin maps. IISE Transactions 50 (2):99–111. doi:10.1080/24725854.2017.1386337.
   Web of Science ®Google Scholar
• Kong, Y., and D. Ni. 2020. A semi-supervised and incremental modeling framework for wafer map classification. IEEE Transactions on Semiconductor Manufacturing 33 (1):62–71. doi:10.1109/TSM.2020.2964581.
   Web of Science ®Google Scholar
• Lee, H., and H. Kim. 2020. Semi-supervised multi-label learning for classification of wafer bin maps with mixed-type defect patterns. IEEE Transactions on Semiconductor Manufacturing 33 (4):653–62. doi:10.1109/TSM.2020.3027431.
   Web of Science ®Google Scholar
• Nakazawa, T., and D. V. Kulkarni. 2018. Wafer map defect pattern classification and image retrieval using convolutional neural network. IEEE Transactions on Semiconductor Manufacturing 31 (2):309–14. doi:10.1109/TSM.2018.2795466.
   Web of Science ®Google Scholar
• Nakazawa, T., and D. V. Kulkarni. 2019. Anomaly detection and segmentation for wafer defect patterns using deep convolutional encoder–decoder neural network architectures in semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing 32 (2):250–56. doi:10.1109/TSM.2019.2897690.
   Web of Science ®Google Scholar
• Okazaki, Y., and H. Takahashi. 2021. Wafer defect pattern classification robust for rotation. Proceedings of SPIE 11766:17–1.
   Google Scholar
• Piao, M., C. H. Jin, J. Y. Lee, and J. Y. Byun. 2018. Decision tree ensemble-based wafer map failure pattern recognition based on radon transform-based features. IEEE Transactions on Semiconductor Manufacturing 31 (2):250–57. doi:10.1109/TSM.2018.2806931.
   Web of Science ®Google Scholar
• Rousseeuw, P. J. 1987. Silhouettes: A graphical aid to the interpretation and validation of cluster analysis. Journal of Computational and Applied Mathematics 20:53–65. doi:10.1016/0377-0427(87)90125-7.
   Web of Science ®Google Scholar
• Saqlain, M., Q. Abbas, and J. Y. Lee. 2020. A deep convolutional neural network for wafer defect identification on an imbalanced dataset in semiconductor manufacturing processes. IEEE Transactions on Semiconductor Manufacturing 33 (3):436–44. doi:10.1109/TSM.2020.2994357.
   Web of Science ®Google Scholar
• Saqlain, M., B. Jargalsaikhan, and J. Y. Lee. 2019. A voting ensemble classifier for wafer map defect patterns identification in semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing 32 (2):171–82. doi:10.1109/TSM.2019.2904306.
   Web of Science ®Google Scholar
• Shim, J., S. Kang, and S. Cho. 2020. Active learning of convolutional neural network for cost-effective wafer map pattern classification. IEEE Transactions on Semiconductor Manufacturing 33 (2):258–65. doi:10.1109/TSM.2020.2974867.
   Web of Science ®Google Scholar
• Taam, W., and M. Hamada. 1993. Detecting spatial effects from factorial experiments: An application from integrated-circuit manufacturing. Technometrics 35 (2):149–60. doi:10.1080/00401706.1993.10485037.
   Web of Science ®Google Scholar
• Tabbone, S., L. Wendling, and J. P. Salmon. 2006. A new shape descriptor defined on the Radon transform. Computer Vision and Image Understanding 102 (1):42–51. doi:10.1016/j.cviu.2005.06.005.
   Web of Science ®Google Scholar
• Wang, R., and N. Chen. 2019. Wafer map defect pattern recognition using rotation-invariant features. IEEE Transactions on Semiconductor Manufacturing 32 (4):596–604. doi:10.1109/TSM.2019.2944181.
   Web of Science ®Google Scholar
• Wang, C. H., W. Kuo, and H. Bensmail. 2006. Detection and classification of defect patterns on semiconductor wafers. IIE Transactions 38 (12):1059–68. doi:10.1080/07408170600733236.
   Web of Science ®Google Scholar
• Wang, J., Z. Yang, J. Zhang, Q. Zhang, and W. T. K. Chien. 2019. AdaBalGAN: An improved generative adversarial network with imbalanced learning for wafer defective pattern recognition. IEEE Transactions on Semiconductor Manufacturing 32 (3):310–19. doi:10.1109/TSM.2019.2925361.
   Web of Science ®Google Scholar
• Wu, M. R., R. J. S. Jang, and J. L. Chen. 2015. Wafer map failure pattern recognition and similarity ranking for large-scale data sets. IEEE Transactions on Semiconductor Manufacturing 28 (1):1–12.
   Web of Science ®Google Scholar
• Yu, J., and X. Lu. 2016. Wafer map defect detection and recognition using joint local and nonlocal linear discriminant analysis. IEEE Transactions on Semiconductor Manufacturing 29 (1):33–43. doi:10.1109/TSM.2015.2497264.
   Web of Science ®Google Scholar
• Yu, N., Q. Xu, and H. Wang. 2019. Wafer defect pattern recognition and analysis based on convolutional neural network. IEEE Transactions on Semiconductor Manufacturing 32 (4):566–73. doi:10.1109/TSM.2019.2937793.
   Web of Science ®Google Scholar