REFERENCES
- P K Lala, Fault Tolerant and Fault Testable Hardware Design, Prentice Hall Int'l, 1895.
- T W Williams & K P Parker, Design for testability-a survey, IEEE Trans on computer, pp 2–15, Jan 1982.
- R G Bennets, Design of Testable Logic Circuits, Addision Wesley, London, 1984.
- H Fujiwara & K Kinoshita, A design of programmable logic arrays with universal tests, IEEE Trans on Computer, pp 823–838, Nov 1981.
- L H Goldstein, Controllability and observability analysis of digital circuits, IEEE Trans Circuits and Systems, pp 685–693, Sept 1979.
- G Russel & I L Sayers, Design for testability—A review of advanced methods, Microprocessors and Microsystems, pp 531–539, Dec 1986.
- T Fujita, H Mori, K Mitsumoto S Goto, Artificial intelligence approach to VLSI Design, in Advances in CAD for VLSI (vol 6) Design Methodologies, North Holland, pp 441–464.
- P W Horstmann, Design For testability using logic programming, Int'l Test Conference, Philadelphia, PA, pp 706–713, 1983.
- V D Agrawal, S K Jain & D M Singer, A CAD system for design for testability, VLSI Design, pp 46–54, Oct 1984.
- J P Roth, Diagnosis of automatic failures: A calculus and a method, IBM Journal Res & Dev, pp 278–291, 1966
- M A Breuer & Xi-an Zhu, A knowledge-based system for selecting a test methodology for PLA, Proc Design Autom Conf June 1985.
- M S Abadir & M A Breuer, A knowledge-based system for designing testable VLSI chips, IEEE Design And Test, pp 56–68, Aug 1985.
- M S Abadir & M A Breuer, Test schedules for VLSI circuits having built in test hardware, IEEE Trans on Computer, pp 361–367, April 1986.
- H S Fung & S Hirschhorn, An automatic DFT system for the silc silicon compiler, IEEE Design And Test, pp 45–57, Feb 1986.
- N A Jones & K Baker, Knowledge-based system tool for high level BIST design, Microprocessor and Microsystems, Jan/Feb 1987.
- M Stefik & D G Bobrow, Object oriented programming, themes and variations, AI Magazine, pp 40–62, 1985.
- C Everett, Scan path tools speed the conversion of your design into a testable chip, EDN, pp 67–74, March 1987.
- S Bhawmik, PR Chatlasani, A Acharya & P Palchaudhuri, Design of testable VLSI circuits with minimum area overheads, to appear in IEEE Trans on Computer, 1988.
- S Bhawmik & P Palchaudhuri, Efficient scheduling of test plans in an easily testable VLSI circuit, presented at the International Symposium on Electronic Devices, Circuits and Systems, Dec 1987, IIT Kharagpur.
- P W Horstmann, A knowledge-based system using design for testability rules, The Proc of Fault Tolerant Computing Systems Conf, pp 278–284, 1984.