REFERENCE
- P C Chao, A J Tessmer, K-H G Duh, P Ho, M Y Kao, P M Smith J M Ballingall, S M J Liu & A A Jabra, W-band low-noise InAIAs/InGaAs lattice-matched HEMT's, IEEE Electron Device Lett, vol EDL-11, p 59, Jan 1990.
- U Mishra et al, Microwave performance of AlInAs-GalnAs HEMT's with 0.2 and 0.1-μm gate length, IEEE Electron Device Lett, vol EDL-9, p 647, 1988.
- S J Lee & C R Crowell, Parasitic source and drain resistance in high-electron-mobility-transistors, Solid-State Electronics vol 7, p 659, 1985.
- M D Feuer, Two-layer model for source resistance in selectively doped heterojunction transistors, IEEE Trans Electron Devices vol ED-32, p 7, 1985.
- D C Look, A two-layer magneto-TLM contact resistance model: application to modulation-doped FET structure, IEEE Trans Electron Devices, vol ED-35, p 133, 1988.
- Y Ando & T Itoh, Accurate modeling of parasitic source resistance in two-dimensional electron gas field-effect transistors, IEEE Trans Electron Devices, vol, ED-36, p 1036, 1989.
- A Sugerman, Serial-layered-transmission line contact resistance representation for partially overlaid Al-to-contacts to silicon, Solid-State Electronics, vol 9, p 917, 1983.
- H H Berger, Models for contacts to planar devices, Solid-State Electronics, vol 15, p 145, 1972.
- G K Reeve & H B Harrison, Obtaining the specific contact resistance from transmission line model measurements, IEEE Electron Device Lett, vol EDL-3, p 111, 1982.
- K Lee et al, A new technique for characterization of the ‘end’ resistance in modulation-doped FET's, IEEE Trans Electron Devices, vol ED-31, p 1394, 1984.
- S Chaudhuri & M B Das, An investigation of the MESFET ‘end’ resistance using a distributed diode/resistance model, IEEE Trans Electron Devices, vol ED-32, p 2262, 1985.
- L Yang & S I Long, New method to measure the source and drain resistance of the GaAs MESFET's, IEEE Electron Device Lett, vol ED-7, p 75, 1986.
- R P Holmstrom, W L Bloss & J Y Chi, A gate probe method of determining parasitic resistance in MESFET's, IEEE Electron Device lett, vol EDL-7, p 410, 1986.
- S M J Liu, S T Fu, M S Thurairaj & M B Das, Determination of source and drain series resistance of ultra-short gate-length MODFET's, IEEE Electron Device Lett, vol EDL-10, p 85, 1989.
- S T Fu & M B Das, Accurate Modeling of the source resistance in modulation-doped FET's, (to be submitted to IEEE Trans Electron Devices).
- SPICE: circuit simulator, University of California, Berkeley.
- S T Fu & M B Das, Determination of source resistance and its current dependence in submicron gate-length modulation-doped FET's, (submitted to IEEE Electron Device Lett).