REFERENCES
- L Dadda, Some schemes for parallel multipliers, Alta Frequenz vol 34, pp 349–356, March 1965.
- C S Wallance, A suggestion for a fast multiplier, IEEE Tran Comput, vol EC-13, pp 14–17, Feb 1974.
- A Karatsuba & Y Ofman, Multiplication of multiple digit numbe with computers, (in Russian) doklady Academii Nauk SSR, v 145, pp 293–294, Feb 1962.
- W J Stenzel, W J Kubitz & C H Carcia, A compact high speed parallel multiplication scheme, IEEE Trans Comput, vol C-2 pp 948–957, Oct 1977.
- A Dhurkadas, Faster parallel multiplier, IEEE Proceeding, v 72, pp 134–136, Jan 1984.
- D E Atkins & S C Ong, Time component complexity of two apl roaches to multioperand binary addition, IEEE Trans compu vol C-28, pp 918–926, Dec 1979.
- B S Rai, S Kumar & A Singh, Realisation of fast multiplier: 8-bit microprocessor, Proceeding National Seminar, MMI Engg College, Gorakhpur (India), pp 126–130, Feb 1988.
- Otto Spaniol, Computer arithmatic logic and design, John Wile & Sons, New York, 1981.
- The TTL data book for design engineers, Texas Instruments Inco porated, USA, 1981.
- F J Taylor, A VLSI residue arithmatic multiplier, IEEE Tran Comput, vol C-31, pp 540–544, June 1982.
- E E Swartzlander, Jr, Merged arithmatic, IEEE Trans Coumpu vol C-29, pp 946–950, Oct, 1980.