REFERENCES
- R K Brayton, R Rudell, A S Vincetelli & A R Wang, MIS: A Multi-Level Optimization System, IEEE Trans on Computer Aided Design, CAD-6, vol 6, 1987.
- R A Bergmaschi, SKOL: A System for Logic Synthesis and Technology Mapping, IEEE Trans on Computer Aided Design, CAD-10, vol 11. 1991.
- K Keutzer, DAGON: Technology Binding and Local Optimization by DAG Matching, 24th ACM/IEEE Design Automation Conference, 1987.
- M Crastes et al, A Technology Mapping Method Based on Perfect and Semi-Perfect Matching. 28th ACM/IEEE Design Automation Conference, 1991
- K Yoshikawa et al. Timing Optimization on Mapped Circuits, 28th ACM/IEEE Design Automation Conference, 1991.
- K J Singh et al. Timing Optimization of Combinational Logic, ICCAD 88. 1988.
- D E Wallace. High-Level Delay estimation for Technology independent Logic Equations. ICCAD-90. 1990.
- Anon. MCNC Bench Mark Circuits for Logic Synthesis, Proc International Workshop on Logic Synthesis. 1991.
- Anon, MCNC Bench Mark Circuits for Logic Synthesis. Proc International Workshop on Logic Synthesis, 1989.
- Macro Cell Libran—OKI 1.0 micron SEA OF GATES—gate array library manual, April 5, 1990, OKI Semiconductor, 785 North Mary Avenue, Sunnyvale, CA 94086, USA.
- M Pedram & N Bhat, Layout Driven Technology Mapping, Proc 28th ACM/IEEE Design Automation Conference, 1991.
- V K Singh & A A Divan, A Heuristic for Decomposition in Multi-Level Logic Optimization, 6th International Conference on VLSI Design. January 1993.
- E Detjens et al. Technology Mapping in MIS, ICCAD-87, 1987.
- J P Fishburn, LATTIS: An Iterative Speedup Heuristic for Mapped Logic. Proc 29th ACM/IEEE Design Automation Conference, pp 488–491, 1992.
- E M Sentovich et al, SIS: A System for Sequential Circuit Synthesis, Memorandum No. OCB/ERL N92/41, Electronic Research Laboratory, Dept of Electrical Engineering and Computer Science, U C Berkeley, 4 May 1992.