REFERENCES
- T Villa & A S Vincentelli, NOVA: state assignment of finite state machines for optimal two-logic implementation, in 26th Design Automation Conference, June 1989.
- Santanu Chattopadhyay, Low power state assignment and flipflop selection for finite state machine synthesis-a genetic algorithmic approach, IEEE Proceedings Computers and Digital Techniques, vol 148, no 4/5, pp 147–151, July 2001.
- Luca Benini, Giovanno DE Micheli & Frederik Vermeulen, Finite State Machine partitioning for low power, IEEE symposium on Circuits & Systems, vol 2, pp 5–8, 1988.
- V Vamshi, Akilesh Tyagi & R Suresh: Re-encoding for low power state assignment of FSMs, Proc of the 1995 ACM International Symposium on Low Power Design, April 1995.
- K Roy & S Prasad, SYCLOP, Synthesis of CMOS logic for low power applications, in ICCD 92, pp 464–467, 1992.
- Jose C Monteiro & Arlindo L Oliveira, Finite State Machine Decomposition For Low Power, Proceedings 35th Design Automation Conference, San Fransisco, pp 758–763, 1998.
- Rupesh S Shelar, H Narayanan & Madhav P Desai, Orthogonal Partitioning and Gate Clock Architecture for Low Power Realization of FSMs, www.ece.umn.edu/usersrupesh/publications/LowPowerPaper.ps“.
- Aurbindo Dasgupta & Shantanu Ganguly, Divide & Conquer, A Strategy for Synthesis of Low Power Finite State Machine, Proceedings IEEE International Conference On Computer Design: VLSI in Computers & Processors, Austin, Texas, Oct 12–15, pp 740–745, 1997.
- H B Bakoglu, Circuits, Interconnections and packing for VLSI, Addison Wesley, 1990.
- J C Monteiro & L Oliveira, FSM decomposition by direct circuit manipulation applied to low power design, ASPDAC, pp351–358, 2000.
- D Liu & C Svensson, Power Estimation in CMOS VLSI Chips, IEEE Journal of Solid State Circuits, vol 29, no 6, June 1994.
- S Devadas, H K T Ma, A R Newton & A S Vincentelli, Mustang state assignment of finite state machines fore optimal multi level logic implementations, Proc of ICCAD, 1987.
- B Lin & AR Newton, Synthesis of multiple level logic from symbolic high-level description languages, Proc of VLSI Conference, August 1989.
- C Y Tsui, M Pedram & A M Despain, Low power state assignment targeting two-and multi-level logic implementations, ICCAD, pp 82–87,1994.
- E Sentovich, K Singh, L Lavango, C Moon, R Murgai, A Saldanha, H Savoj, P Stephan, R Brayton & A Sangiovanni-Vicentalli, SIS: A System for Sequential Circuit Synthesis, Tech Rep M92/41, Electronics Research Laboratory, College of Engineering, University of California, Berkeley, 1992.
- J H Holland, Adaptation in Natural and Artificial Systems, Ann Arbor MI: University of Michigan press, 1975.
- L Beninir, De Micheli, Synthesis of low-power selectively- clocked systems from high-level specification, ACM Transactions on Design Automation of Electronic System, vol 5, no 3, July 2000.