References
- F. Z. Rahou, A. Guen Bouazza, and B. Bouazza, “3D-numerical simulation of nanoscale Pi GATE SOI N- MOSFET transistor with high-k dielectric and gradual doping of the channel,” Eur. Sci. J., Vol. 10, no. 24, pp. 286–95, Aug. 2014.
- P. Razavi, “Simulation of multigate SOI transistors with silicon, germanium and III-V channels,” Ph.D. thesis, Univ. College Cork, Ireland, 2013.
- M. Moreau, “Modelisation et simulation numerique des nano-transistors multi-grilles a materiaux innovants,” Thèse de doctorat, Universite De Provence, Aix-Marseille I, France, 2010.
- J. F. Kang, H. Y. Yu, C. Ren, et al. “Improved electrical and reliability characteristics of HfN/HfO2 gated nMOSFET with 0.95 nm EOT fabricated using a gate-first process,” IEEE Electron. Device Lett., Vol. 26, pp. 237–9, Apr. 2005.
- M. K. Bera, and C. K. Maiti, “Electrical properties of SiO2/TiO2 high-K gate dielectric stack,” Mater. Sci. Semicond. Process., pp. 909–17, Dec. 2006.
- H. Wong, and H. Iwai, “On the scaling issues and high-k replacement of ultrathin gate dielectric for nanoscale MOS transistor,” Microelectron. Eng. 83, pp. 1867–904, Oct. 2006.
- K. Masaru, M. Takeo, M. Seiichi, et al. “Effective-work-function control by varying the TiN thickness in poly-Si/TiN gate electrodes for scaled high-k CMOSFETs,” IEEE Electron. Device Lett., Vol. 30, no. 5, pp. 466, May 2009.
- W. Jörgen, S. Gustaf, and O. Jörgen, “Variable work function in MOS capacitors utilizing nitrogen-controlled TiNx gate electrodes,” Microelectron. Eng., Vol. 75, pp. 389, Nov. 2004.
- Silvaco, ATLAS User's Manual Device Simulation Software, Santa Clara, CA: Silvaco International, 2010.
- Y. Tsividis, Operation and Modelling of MOS Transistor, 2nd ed., New York, NY: Oxford University Press.