Implementation Aspects of Logic Functions using Single Electron Threshold Logic Gates and Hybrid SET-MOS Circuits

References

• R. H. Chen, A. N. Korotkov, and K. K. Likharev, “Single-electron transistor logic,” Appl. Phys. Lett., Vol. 68, pp. 1954–6, Apr. 1996.
   Web of Science ®Google Scholar
• K. K. Likharev, “Single-electron devices and their applications,” Proc. IEEE, Vol. 87, pp. 606–32, Apr. 1999.
   Web of Science ®Google Scholar
• C. Lageweg, S. Cotofana, and S. Vassilidis, “Single electron encoded latches and flip-flops,” IEEE Trans. Nanotechnol., Vol. 3, pp. 237–48, Jun. 2004.
   Web of Science ®Google Scholar
• N. B. Singh, S. Deb, A. K. De, and S. K. Sarkar, “Design and simulation of 2-to-4 decoder using single electron tunnelling technology based threshold logic gate,” J Electron Devices, Vol. 9, pp. 342–51, Apr. 2012.
   Google Scholar
• A. Jain, A. Ghosh, N. B. Singh, and S. K. Sarkar, “Stability and reliability analysis of hybrid CMOS-SET circuits – a new approach,” J. Comput. Theor. Nanosci., Vol. 11, pp. 2519–25, Dec. 2014.
   Web of Science ®Google Scholar
• C. Wasshuber, Computational Single-Electronics. New York: Springer Verlag, 2001.
   Google Scholar
• T. A. Fulton, and G. J. Dolan, “Observation of single electron charging effects in small tunnel junctions,” Phys. Rev. Lett., Vol. 59, pp. 109–12, Jul. 1987.
   PubMed Web of Science ®Google Scholar
• C. Lageweg, S. Cotofana, and S. Vassilidis, “A linear threshold gate implementation in single electron technology,” IEEE Comput. Soc. Workshop VLSI, pp. 93–9, May 2001.
   Google Scholar
• M. Avedillo, J. M. Quintana, A. Rueda, and E. Jimenez, “Low-power CMOS threshold-logic gate,” Electric Lett., Vol. 31, pp. 2157–9, Dec. 1995.
   Web of Science ®Google Scholar
• S. Cotofana, and S. Vassilidis, “Periodic symmetric functions, serial addition and multiplication with neural networks,” IEEE Trans. Neural Netw., Vol. 9, pp. 1118–28, Nov. 1998.
   PubMed Web of Science ®Google Scholar
• M. M. Abutaleb, “Design and simulation of novel TLG–SET based configurable logic cells,” Microelectron. J., Vol. 43, pp. 537–45, Aug. 2012.
   Web of Science ®Google Scholar
• Y. Leblebici, H. Ozdemir, A. Kepkep, and U. Cilingiroglu, “A compact high-speed parallel counter circuit based on capacitive threshold-logic gates,” IEEE J. Solid State Circuits, Vol. 31, pp. 1141–50, Aug. 1996.
   Web of Science ®Google Scholar
• P. B. agarwal, and A. Kumar, “Design and simulation of octal-to-binary encoder using capacitive single-electron transistors (C-SETs),” Microelectr. J., Vol. 42, pp. 96–100, Jan. 2011.
   Web of Science ®Google Scholar
• K. Uchida, J. Koga, R. Ohba, and A. Toriumi, “Programmable single-electron transistor logic for future low-power intelligent LSI: Proposal and room-temperature operation,” IEEE Trans. Elec. Dev., Vol. 50, pp. 1623–30, Jul. 2003.
   Web of Science ®Google Scholar
• M. A. Abuelma'atti, “Improved analysis of the single-electron transistor mixer,” Analog Integr. Circuits Signal Process., Vol. 61, pp. 223–9, Dec. 2009.
   Web of Science ®Google Scholar
• S. Mahapatra, A. M. Ionescu, K. Banerjee, and M. J. Declerq, “SET-based quantiser circuit for digital communications,” Electr. Lett., Vol. 38, pp. 443–5, May 2002.
   Web of Science ®Google Scholar
• A. Jain, A. Ghosh, N. B. Singh, and S. K. Sarkar, “A new SPICE macro model of single electron transistor for efficient simulation of single-electronics circuits,” Analog Integr. Circuits Signal Process., Vol. 82, pp. 653–62, Jan. 2015.
   Web of Science ®Google Scholar
• H. Chaohong, S. D. Cotofana, J. Jianfei, and C. Qiyu, “Analog-to-digital converter based on single-electron tunneling transistors,” IEEE Trans. VLSI Syst., Vol. 12, pp. 1209–13, Nov. 2004.
   Web of Science ®Google Scholar
• C. H. Hu, S. D. Cotofana, and J. F. Jeong, “Digital to analogue converter based on single-electron tunneling transistor,” IEE Proc. Circuits Devices Syst., Vol. 151, pp. 438–42, Oct. 2004.
   Google Scholar
• A. Jana, N. B. Singh, J. K. Sing, and S. K. Sarkar, “Design and simulation of hybrid CMOS-SET circuits,” Microelectron. Reliab., Vol. 53, pp. 592–9, Apr. 2013.
   Web of Science ®Google Scholar
• M. M. Abutaleb, “A new static differential design style for hybrid SET–CMOS logic circuits,” J. Comput. Electron., Vol. 14, pp. 329–40, Mar. 2015.
   Web of Science ®Google Scholar
• B. Sui, L. Fang, Y. Chi, and C. Zhang, “Nano-reconfigurable cells with hybrid circuits of single-electron transistors and MOSFETs,” IEEE Trans. Elec. Dev., Vol. 57, pp. 2251–7, Aug. 2010.
   Web of Science ®Google Scholar
• W. Zhang, and Nan-Jian Wu, “A novel hybrid phase-locked-loop frequency synthesizer using single-electron devices and CMOS transistors,” IEEE Trans. Circuits Syst. I, Vol. 54, pp. 2516–27, Nov. 2007.
   Google Scholar
• R. Parekh, J. Beauvais, and D. Drouin, “SET logic driving capability and its enhancement in 3D integrated SET–CMOS circuit,” Microelectr. J., Vol. 45, pp. 1087–92, Aug. 2014.
   Web of Science ®Google Scholar
• W. Zhang, Nan-Jian Wu, T. Hashizume, and S. Kasai, “Novel hybrid voltage controlled ring oscillators using single electron and MOS transistors,” IEEE. Trans. Nanotechnol., Vol. 6, pp. 146–57, Mar. 2007.
   Web of Science ®Google Scholar
• W. Wei, J. Han, and F. Lombardi, “Design and evaluation of a hybrid memory cell by single-electron transfer,” IEEE. Trans. Nanotechnol., Vol. 12, pp. 57–70, Nov. 2013.
   Web of Science ®Google Scholar
• A. A. Prager, H. C. George, A. O. Orlov, and G. L. Snider, “Experimental demonstration of hybrid CMOS-single electron transistor circuits,” J Vac. Sci. Technol., B, Vol. 29, pp. 041004-1–041004-7, Aug. 2011.
   Web of Science ®Google Scholar
• G. Deng, and C. Chen, “Binary multiplication using hybrid MOS and multi-gate single-electron transistors,” IEEE Trans. Very Large Scale Integrat. Syst., Vol. 21, pp. 1573–82, Oct. 2012.
   Web of Science ®Google Scholar
• A. Jain, N. B. Singh, and S. K. Sarkar, “A new compact analytical model of single electron transistor for hybrid SET–MOS circuits,” Solid State Electr., Vol. 104, pp. 90–5, Feb. 2015.
   Web of Science ®Google Scholar
• C. Wasshuber, H. Kosina, and S. Selberherr, “SIMON – a simulator for single-electron tunnel devices and circuits,” IEEE Trans. Comp. Aided Des. Integr. Circuits Syst., Vol. 16, pp. 937–44, Sep. 1997.
   Web of Science ®Google Scholar
• S. E. Rehan, “Design and simulation of a universal N-bit binary encoder using single electron linear threshold gates,” Microelectr. J., Vol. 43, pp. 205–15, Mar. 2012.
   Web of Science ®Google Scholar
• S. Mahapatra, A. M. Ionescu, K. Banerjee, and M. J. Declerq, “Modeling and analysis of power dissipation in single electron logic,” In IEDM Technical Digest, San Francisco, CA, Dec. 2002, pp. 323–6.
   Google Scholar
• K. K. Likharev, “Single electron transistors. Electrostatic analogs of the DC Squids,” IEEE Trans. Magn., Vol. 23, pp. 1142–5, Mar. 1987.
   Web of Science ®Google Scholar
• C. Chen, “Delay estimation of single electron tunneling based logic gates,” IEEE. Trans. Nanotechnol., Vol. 10, pp. 1254–63, Mar. 2011.
   Web of Science ®Google Scholar