Reversible Comparator Design Using Quantum Dot-Cellular Automata

References

• H. Thapliyal, N. Ranganathan, and S. Kotiyal, “Design of testable reversible sequential circuits,” IEEE Trans. VLSI, Vol. 21, no. 7, pp. 1201–9, Jul. 2013.
   Web of Science ®Google Scholar
• H. Thapliyal, and N. Ranganathan, “Reversible logic-based concurrently testable latches for molecular QCA,” IEEE Trans. Nanotechnol., Vol. 9, no. 1, pp. 62–9, Jun. 2010.
   Web of Science ®Google Scholar
• N. Nower, and A. R. Chowdhury, “Design and analysis of a compact reversible ternary systolic array,” Int. J. Comput. Electr. Eng., Vol. 3, no. 6, pp. 890–5, Dec. 2011.
   Google Scholar
• H. M. Hasan Babu, and A. R. Chowdhury, “Design of a compact reversible binary coded decimal adder circuit,” J. Syst. Architect., Vol. 52, no. 5, pp. 272–82, May 2006.
   Web of Science ®Google Scholar
• M. M. Arjmand, M. Soryani, and K. Navi, “Coplanar wire crossing in quantum cellular automata using a ternary cell, ” IET Circuits, Devices Systems, Vol. 7, no. 5, pp. 263–72, Sept. 2013.
   Web of Science ®Google Scholar
• R. Zhang, K. Walus, W. Wang, and G. A. Jullien, “A method of majority logic reduction for quantum cellular automata,” IEEE Trans. Nanotechnol., Vol. 3, no. 4, pp. 443–50, Dec. 2004.
   Web of Science ®Google Scholar
• W. Liu, S. Srivastava, L. Lu, M. O'Neill, and E. E. Swartzlander, “Are QCA cryptographic circuits resistant to power analysis attack?,” IEEE Trans. Nanotechnol., Vol. 11, no. 6, pp. 1239–51, Nov. 2012.
   Web of Science ®Google Scholar
• J. C. Das, and D. De, “Quantum dot cellular automata based cipher text design for nano communication,” in Proceedings of the International Conference on Radar, Communication and Computing, Tiruvannamalai, Dec. 21–22, 2012, pp. 343–48.
   Google Scholar
• J. C. Das, B. Debnath, and D. De, “Image steganography using quantum-dot cellular automata,” Quantum Matter, Vol. 4, no. 5, pp. 504–17, Oct. 2015.
   Google Scholar
• R. Bhattacharya, R. Gupta, A. Basu, K. Rawat, and S. K. Koul, “A fully integrated dual-band CMOS power amplifier using a variable switched interstage matching network,” IETE J. Res., Vol. 60, no. 2, pp. 139–44, Jun. 2014.
   Web of Science ®Google Scholar
• J. C. Das, and D. De, “Reversible binary to gray and gray to binary code converter using QCA,” IETE J. Res., Vol. 61, no. 3, pp. 223–9, May 2015.
   Web of Science ®Google Scholar
• C. An, J. Xie, W. Peng, Y. Zeng, and X. Jin, “A 10-bit CMOS capacitive and resistive D/A converter integrated with self-adjusted reference circuit,” IETE J. Res., Vol. 59, no. 4, pp. 442–6, Jul. 2013.
   Web of Science ®Google Scholar
• J. C. Das, and D. De, “Reversible half-adder design using QCA,” Quantum Matter: American Scientific Publishers, 2016 ( Accepted).
   Google Scholar
• K. Das, and D. De, “Characterization, test and logic synthesis of novel conservative & reversible logic gates for QCA,” Int. J. Nanosci., Vol. 9, no. 3, pp. 201–14, Jan. 2010.
   Google Scholar
• B. Dehghan, A. Roozbeh, and J. Zare, “Design of low power comparator using DG gate,” Circuits Syst. Scientific Res., Vol. 5, no. 1, pp. 7–12, Jan. 2014.
   Google Scholar
• M. Basha, and V. L. N. Kumar, “Transistor implementation of reversible comparator circuit using low power technique,” Int. J. Comput. Sci. IT, Vol. 3, no. 3, pp. 4447–52, Jun. 2012.
   Google Scholar
• H. Thapliyal, and N. Ranganathan, “Design of efficient reversible binary subtractors based on a new reversible gate,” in Proceedings of the IEEE Computer Society Annual Symposium on VLSI, Washington, DC, May 2009, pp. 229–34.
   Google Scholar
• P. Moallem, and M. Ehsanpour, “A novel design of reversible multiplier circuit,” Int. J. Eng., Vol. 26, no. 6, pp. 577–86, Jun. 2013.
   Google Scholar
• M. A. Rahman, F. Khatun, A. Sarkar, and M. F. Huq, “Design and implementation of Feynman gate in quantum-dot cellular automata (QCA),” Int. J. Comput. Sci. Issues, Vol. 10, no. 1, pp. 167–70, Jul. 2013.
   Google Scholar