Design Procedure for Three-Stage CMOS OTAs with AC Boosting Frequency Compensation Technique

REFERENCES

• P. Allen and D. Holberg, CMOS Analog Circuit Design. Holt Rinehart and Winston, 1987.
   Google Scholar
• K. Laker and W. Sansen, Design of Analog Integrated Circuits and Systems. Mc Graw-Hill, 1994.
   Google Scholar
• K. P. Ho, C. F. Chan, C. S. Choy, and K. P. Pun, “Reversed nested miller compensation with voltage buffer and nulling resistor,” IEEE J. Solid-State Circuits, vol. 38(10), pp. 1735–1738, Oct. 2003
   Web of Science ®Google Scholar
• A. D. Grasso, G. Palumbo, and S. Pennisi, “Active reversed nested miller compensation for three-stage amplifiers,” in Proceedings of the IEEE Int. Symp. on Circuits and Systems (ISCAS), 2006, pp. 911–914.
   Google Scholar
• A. D. Grasso, D. Marano, G. Palumbo, and S. Pennisi, “Improved reversed nested miller frequency compensation technique with voltage buffer and resistor,” IEEE Trans. Circuits and Systems-II: Exp. Briefs, vol. 54(5), pp. 382–386, May 2007.
   Web of Science ®Google Scholar
• K. N. Leung and P. K. T. Mok, “Nested miller compensation in low-power CMOS design,” IEEE Trans. Circuits Syst. II: Analog Digit Signal Process., vol. 48(4), pp. 388–394, Apr. 2001.
   Google Scholar
• G. Palumbo and S. Pennisi, “Design methodology and advances in nested-Miller compensation,” IEEE Trans. Circuits Syst. I: Fund. Theory Appl., vol. 49(7), pp. 893–903, Jul. 2002.
   Google Scholar
• J. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers. Springer, 1995.
   Google Scholar
• K. N. Leung and P. K. T. Mok, “Right-half plane zero removal technique for low-voltage low-power nested Miller compensation,” in Proceedings of ICECS’99, vol. II, 1999, pp. 599–602.
   Google Scholar
• G. Palumbo and S. Pennisi, “Design methodology and advances in nested-Miller compensation,” IEEE Trans. Circuits Syst. I, vol. 49(7), pp. 893–903, Jul. 2002.
   Google Scholar
• R. G. H. Eschauzier and J. H. Huijsing, “A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation,” IEEE J. Solid-State Circuits, vol. 27(12), pp. 1709–1716, Dec. 1992.
   Web of Science ®Google Scholar
• F. You, S. Embabi, and E. Sanchez-Sinencio, “Multistage amplifier topologies with nested Gm-C compensation,” IEEE J. Solid-State Circuits, vol. 32(12), pp. 2000–2011, Dec. 1997.
   Web of Science ®Google Scholar
• K. N. Leung and P. K. T. Mok, “Analysis of multistage amplifier-frequency compensation,” IEEE Trans. Circuits Syst. I, vol. 48(9), pp. 1041–1056, Sep. 2001
   Google Scholar
• A. K. N. Leung, P. K. Mok, W. H. Ki, and J. K. Sin, “Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications,” in Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International, 1999, pp. 158–159.
   Google Scholar
• H. Lee and P. K. Mok, “Active-feedback frequency-compensation technique for low-power multistage amplifiers,” IEEE J. Solid State Circuits, vol. 38(3), pp. 511–520, Mar. 2003.
   Web of Science ®Google Scholar
• X. Peng and W. Sansen, “AC boosting compensation scheme for low power multistage amplifiers,” IEEE J. Solid State Circuits, vol. 39(11), 2074–2079, Nov. 2004.
   Web of Science ®Google Scholar
• A. D. Grasso, G. Palumbo, and S. Pennisi, “Analytical comparison of frequency compensation techniques in three-stage amplifiers,” J. Circuit Theory. Appl., vol. 36(1), pp. 53–80, Jan. 2008.
   Web of Science ®Google Scholar
• G. Palmisano, G. Palumbo, and S. Pennisi, “Design procedures for two-stage CMOS OTAs: A tutorial,” Analog Integr. Circuits Signal Process., vol. 27(3) pp. 179–189, May 2001.
   Web of Science ®Google Scholar
• S. O. Cannizzaro, A. D. Grasso, R. Mita, G. Palumbo, and S. Pennisi, “Design procedures for three-stage CMOS OTAS with nested-Miller compensation,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54(5), pp. 933–940, May 2007.
   Web of Science ®Google Scholar
• R. Mita, G. Palumbo, and S. Pennisi, “Well-defined design procedure for a three-stage CMOS OTA,” in Proceedings of the IEEE International Symp. Circuits Syst., 2005, pp. 2579–2582.
   Google Scholar
• J. S. Lee, J. H. Bae, H. Y. Kim, J. Y. Um, J. Y. Sim, and H. J. Park, “A design guide of 3-stage CMOS operational amplifier with nested Gm-C frequency compensation,” J. Semiconductor Technol. Sci., vol. 7(1), pp. 20–27, Mar. 2007.
   Google Scholar
• R. A. Adams, Calculus: A Complete Course, 5th ed. Addison Wesley, 2003.
   Google Scholar
• P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, 5rd ed. John Wiley & Sons, 2009.
   Google Scholar
• S. Shahsavari, S. Biabanifard, S. M. H. Largani, and O. Hashemipour, “DCCII based frequency compensation method for three stage amplifiers,” AEU-Int. J. Electron. Commun., vol. 69(1) pp. 176–181, Jan. 2015.
   Web of Science ®Google Scholar
• H. Largani, S. Mehdi, S. Shahsavari, S. Biabanifard, and A. Jalali, “A new frequency compensation technique for three stages OTA by differential feedback path,” Int. J. Numer. Modell. Electron. Netw. Devices Fields, vol. 28(4) pp. 381–388, Jul. 2015.
   Web of Science ®Google Scholar
• S. Biabanifard, S. M. Largani, M. Akbari, S. Asadi, and M. C. Yagoub, “High performance reversed nested Miller frequency compensation,” Analog Integr. Circuits Signal Process., vol. 85(1), pp. 223–233, Oct. 2015.
   Web of Science ®Google Scholar