Advanced search
Publication Cover
IETE Journal of Research Volume 63, 2017 - Issue 3
Submit an article Journal homepage
174
Views
0
CrossRef citations to date
0
Altmetric
Articles

A Novel Time-to-Digital Converter Based on Low-Jitter Phase-Locked Loop

Jin WuWuxi Branch, Southeast University, Wuxi, ChinaView further author information
,
Chao WangWuxi Branch, Southeast University, Wuxi, ChinaView further author information
,
Shu-fang ShiWuxi Branch, Southeast University, Wuxi, ChinaView further author information
,
Xiang-rong YuWuxi Branch, Southeast University, Wuxi, ChinaView further author information
,
Li-xia ZhengWuxi Branch, Southeast University, Wuxi, ChinaView further author information
&
Wei-feng SunNational ASIC System Engineering Research Center, Southeast University, Nanjing, ChinaView further author information
Pages 336-345 | Published online: 23 Jan 2017

REFERENCES

  • C. Y. Yao, W. C. Hsia, and Y. J. Wen, “The soft-injection-locked ring oscillator and its application in a Vernier-based TDC,” IEEE Trans. Instrum. Meas., Vol. 63, pp. 2064–71, Aug. 2014.
  • L. Tang, X. Jin, H. Yang, J. Yang, and W. Liu, “In-pixel time-to-digital converter for 3D TOF cameras with time amplifier,” Analog Integr. Circuits Signal Process., Vol. 85, pp. 275–81, Nov. 2015.
  • B. F. Aug, A. H. Loomis, D. J. Young, A. Stern, P. J. Felton, P. J. Daniels, et al., “Three-dimensional imaging with arrays of Geiger-mode avalanche photodiodes,” in Conference on Semiconductor Photodetectors, San Joses, CA, 2004, pp. 105–16.
  • I. Vornicu, R. Carmona-Galan, and A. Rodriguez-Vazquez, “On the calibration of a SPAD-based 3D imager with in-pixel TDC using a time-gated technique,” in 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal, 2015, pp. 1102–5.
  • C. Niclass, A. Rochas, P. A. Besse, and E. Charbon, “Design and characterization of a CMOS 3-D image sensor based on single photon avalanche diodes,” in IEEE Journal of Solid-State Circuits Conference, Orlando, FL, 2005, pp. 1847–54.
  • I. Vornicu, R. Carmona-Galan, A. Rodriguez-Vazquez, et al., “A CMOS 0.18 μm 64 × 64 single photon image sensor with in-pixel 11b time-to-digital converter,” in 2014 International Semiconductor Conference (CAS), Sinaia, 2014, pp. 131–4.
  • C. Veerappan, J. Richardson, R. Walker, D.-U. Li, M. W. Fishburn, Y. Maruyama, et al., “A 160 × 128 single-photon image sensor with on-pixel 55 ps 10 b time-to-digital converter,” in 2011 IEEE International Solid-State Circuits Conference (ISSCC), 2011, pp. 312–4.
  • J. Richardson, R. Walker, L. Grant, D. Stoppa, F. Borghetti, E. Charbon, et al., “A 32 × 32 50 ps resolution 10 bit time to digital converter array in 130 nm CMOS for time correlated imaging,” in Proceedings of the IEEE 2009 Custom Integrated Circuits Conference, San Franciso, CA, 2009, pp. 77–80.
  • C. Niclass, C. Favi, T. Kluter, M. Gersbach, and E. Charbon, “A 128 × 128 single-photon image sensor with column-level 10-bit time-to-digital converter array,” IEEE J Solid-State Circuits, Vol. 43, pp. 2977–89, Dec. 2008.
  • M. Gersbach, Y. Maruyama, E. Labonne, J. Richardson, R. Walker, L. Grant, et al., “A parallel 32 × 32 time-to-digital converter array fabricated in a 130 nm imaging CMOS technology,” in 2009 Proceedings of the European Solid-State Circuits Conference, Athens, 2009, pp. 197–200.
  • C. Brezina, Y.-S. Fu, F. Zappon, M. van Beuzekom, M. Campbell, K. Desch, et al., “GOSSIPO-4: Evaluation of a novel PLL-based TDC-technique for the readout of gridPix-detectors,” IEEE Trans. Nucl. Sci., Vol. 61, pp. 1007–14, Apr. 2014.
  • M. Rezvanyvardom and E. Farshidi, “Design of a novel pipeline time-to digital converter based on dual-slope interpolation and time amplification,” IETE J. Res., Vol. 61, pp. 300–7, May 2015.
  • C. Y. Yang and S. I. Liu, “Fast-switching frequency synthesizer with a discriminator-aided phase detector,” IEEE J. Solid-State Circuits, Vol. 35, pp. 1445–52, Oct. 2000.
  • C.-H. Park and B. Kim, “A low-noise 900-MHz VCO in 0.6-μm CMOS,” IEEE J. Solid-State Circuits, Vol. 34, pp. 586–91, May 1999.
  • J. Lee and B. Kim, “A low-noise fast-lock phase-locked loop with adaptive bandwidth control,” IEEE J. Solid-State Circuits, Vol. 35, pp. 1137–45, Aug. 2000.

Reprints and Corporate Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

To request a reprint or corporate permissions for this article, please click on the relevant link below:

Order Reprints Request Corporate Permissions

Academic Permissions

Please note: Selecting permissions does not provide access to the full text of the article, please see our help page How do I view content?

Obtain permissions instantly via Rightslink by clicking on the button below:

Request Academic Permissions

If you are unable to obtain permissions via Rightslink, please complete and submit this Permissions form. For more information, please visit our Permissions help page.

Related research

People also read lists articles that other readers of this article have read.

Recommended articles lists articles that we recommend and is powered by our AI driven recommendation engine.

Cited by lists all citing articles based on Crossref citations.
Articles with the Crossref icon will open in a new tab.