References
- M.A. Nielsen, and I. Chuang. Quantum Computation and Quantum Information. Cambridge: Cambridge University Press, 2000.
- M. Kianpour and R. Sabbaghi-Nadooshan, “Novel 8-bit reversible full adder/subtractor using a QCA reversible gate,” J. Comput. Electron., Vol. 16, no. 2, pp. 459–72, 2017. doi: https://doi.org/10.1007/s10825-017-0963-1
- L. Joonho, K. Dong-Gyu, and C. Soo-Ik, “Reversible energy recovery logic circuits and its 8 phase clocked power generator for ultra-low-power applications,” IEICE Trans. Electron, Vol. 82, no. 4, pp. 646–53, 1999.
- N. Weste and D. Harris. CMOS VLSI Design, A Circuits and Systems Perspective. Boston: Person Education, 2011.
- R. Landauer, “Irreversibility and heat generation in the computing Process,” IBM J. Res. Dev., Vol. 5, no. 3, pp. 183–91, 1961. doi: https://doi.org/10.1147/rd.53.0183
- C. Bennett, “Logical reversibility of computation,” IBM J. Res. Dev., Vol. 17, no. 6, pp. 525–32, 1973. doi: https://doi.org/10.1147/rd.176.0525
- R. Feynman, “Quantum mechanical computers,” Found. Phys., Vol. 16, no. 6, pp. 507–31, 1986. doi: https://doi.org/10.1007/BF01886518
- M. Moghadam, M. Taherkhani, and K. Navi, “Synthesis and optimization by quantum circuit description language,” Trans. Comput. Sci. XXIV, Vol. 8911, pp. 74–91, 2014.
- M. Moghadam and K. Navi, “Rotation-based design and synthesis of quantum circuits,” J. Circuits Syst. Comput., Vol. 25, no. 12, p. 1650152, 2016. doi: https://doi.org/10.1142/S0218126616501528
- M. Haghparast and K. Navi, “Novel reversible fault tolerant error coding and detection circuits,” Int. J. Quantum Inf., Vol. 9, no. 2, pp. 723–38, 2011. doi: https://doi.org/10.1142/S0219749911007447
- D.M. Miller and M.A. Thornton. Multiple Valued Logic: Concepts and Representations. Dallas: Morganand Claypool Publishers, 2008.
- M.H.A. Khan and M.A. Perkowski, “Quantum ternary parallel adder/subtractor with partially-look-ahead carry,” J. Syst. Archit., Vol. 53, no. 7, pp. 453–64, 2007. doi: https://doi.org/10.1016/j.sysarc.2007.01.007
- M.H.A. Khan, “Design of reversible/quantum ternary multiplexer and demultiplexer,” Eng. Lett., Vol. 13, no. 2, pp. 65–9, 2006.
- R.P. Zadeh and M. Haghparast, “A new reversible/quantum ternary comparator,” Aust. J. Basic Appl. Sci., Vol. 5, no. 2, pp. 2348–55, 2011.
- P. Houshmand and M. Haghparast, “Design of a novel quantum reversible ternary up-counter,” Int. J. Quantum Inf., Vol. 13, no. 5, p. 1550038, 2015.
- A.T. Monfared and M. Haghparast, “Novel design of quantum/reversible ternary comparator circuits,” J. Comput. Theor. Nanosci., Vol. 12, no. 12, pp. 5670–73, 2015. doi: https://doi.org/10.1166/jctn.2015.4701
- A.T. Monfared, “Design of new quantum/reversible ternary subtractor circuits,” J. Circuits Syst. Comput., Vol. 25, no. 2, p. 1650014, 2016. doi: https://doi.org/10.1142/S0218126616500146
- M.H.A. Khan, “Design of reversible/quantum ternary comparator circuits,” Eng. Lett., Vol. 16, pp. 178–84, 2008.
- M.H.A. Khan. “Design of ternary reversible sequential circuits,” In International Conference on Electrical and Computer Engineering (ICECE), IEEE, 2014.
- M.M. Panahi, O. Hashemipour, and K. Navi, “A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates,” Integration, Vol. 62, pp. 353–61, 2018. doi: https://doi.org/10.1016/j.vlsi.2018.04.014
- A.T. Monfared and M. Haghparast, “Design of novel quantum/reversible ternary adder circuits,” Int. J. Electron. Lett, Vol. 5, no. 2, pp. 149–57, 2017. doi: https://doi.org/10.1080/21681724.2016.1138242
- N.J. Lisa and H.M.H. Babu. “Design of a compact ternary parallel adder/subtractor circuit in quantum computing,” In 45th International Symposium on Multiple-Valued Logic, 2015.
- V.G. Deibuk and A.V. Biloshytskyi, “Design of a ternary reversible/quantum adder using genetic algorithm,” Int. J. Inf. Technol. Comput. Sci. (IJITCS), Vol. 7, no. 9, pp. 38–45, 2015.
- M. Haghparast, R. Wille, and A.T. Monfared, “Towards quantum reversible ternary coded decimal adder,” Quantum Inf. Process., Vol. 16, no. 11, p. 284, 2017. doi: https://doi.org/10.1007/s11128-017-1735-3
- A. Muthukrishnan and Jr. C.R. Stroud, “Multivalued logic gates for quantum computation,” Phys. Rev. A, Vol. 62, no. 5, pp. 052 309/1–8, 2000. doi: https://doi.org/10.1103/PhysRevA.62.052309
- J. Lukasiewicz, “O logice trojwarto sciowej (tr. on three-valued logic),” Ruch Filozoficzny, Vol. 5, pp. 169–71, 1920.
- L. Zadeh, “Fuzzy sets,” Inf. Control, Vol. 8, no. 3, pp. 338–53, 1965. doi: https://doi.org/10.1016/S0019-9958(65)90241-X
- M.H.A. Khan, M.A. Perkowski, M.R. Khan, and P. Kerntopf, “Ternary GFSOP minimization using Kronecker decision diagrams and their synthesis with quantum cascades,” J. Multiple-Valued Log. Soft Comput., Vol. 11, pp. 567–602, 2005.