Channel Dimension-Dependent Electrical Study for Performance Analysis of Low-dimensional n-MOSFET Device

References

• A. Sarkar, “Study of RF performance of surrounding gate MOSFET with gate overlap and underlap,” Adv. Nat. Sci.: Nanosci. Nanotechnol., Vol. 5, no. 1–6, p. 035006, 2014.
   Google Scholar
• K. Wu, S. Pan, D Chin, and J. Shaw, “Channel length and width Effects on NMOS transistor degradation under constant Positive gate-voltage stressing.” Technical Digest, International conference, Electron Devices Meeting, IEDM ‘91, pp. 735–738, 1991.
   Google Scholar
• K. R. Mistry and B. Doyle, “AC versus DC hot-carrier degradation in n-channel MOSFET’s,” IEEE Trans. Electron Devices, Vol. 40, no. I, pp. 96–104, 1993. doi: https://doi.org/10.1109/16.249430
   Google Scholar
• E. G. Marin, S. J. Bader, and D. Jena, “A new holistic model of 2-D semiconductor FETs,” IEEE Trans. Electron Devices, Vol. 65, no. 3, pp. 1239–1245, March 2018. doi: https://doi.org/10.1109/TED.2018.2797172
   Google Scholar
• K. A. Gupta, D. K. Anvekar, and V. Venkateswarlu, “Device Characterization of short channel devices and Its impact on CMOS circuit design,” International Journal of VLSI Design & Communication Systems (VLSICS), Vol. 3, no. 5, pp. 163–173, Oct. 2012. doi: https://doi.org/10.5121/vlsic.2012.3514
   Google Scholar
• W.-T. Chang and Y.-S. Lin, “Performance Dependence on width-To-length ratio of Si Cap/SiGe channel MOSFETS,” IEEE Trans. Electron Devices, Vol. 60, no. 11, pp. 3663–3668, Nov. 2013. doi: https://doi.org/10.1109/TED.2013.2281397
   Google Scholar
• A. S. M. Bakibillah and N. Rahman, “Effect of threshold voltage And channel length on drain current of Silicon N-MOSFET,” European Scientific Journal, Vol. 11, no. 27, pp. 169–175, Sept. 2015.
   Google Scholar
• K.-S. Shin, J.-H. Lee, S.-M. Han, I.-H. Song, and M.-K. Han, “Effect of channel length on The threshold voltage degradation of Hydrogenated Amorphous Silicon TFT xDue to the drain bias stress,” J. Non-Cryst. Solids, Vol. 352, no. 9-20, pp. 1708–1710, June 2006. doi: https://doi.org/10.1016/j.jnoncrysol.2005.10.068
   Google Scholar
• M. Gholipour, “Compact short-channel model for symmetric double-gate MOSFET in Sub threshold region,” IEEE Transaction on Electron Devices, Vol. 64, no. 8, pp. 3466–3469, June 2017. doi: https://doi.org/10.1109/TED.2017.2716951
   Google Scholar
• G. I. Zebrev, V. V. Orlov, A. S. Bakerenkov, and V. A. Felitsyn, “Compact modeling of MOSFET I-V characteristics and simulation of dose-dependent drain currents,” IEEE Trans. Nucl. Sci., Vol. 64, no. 8, pp. 2212–2219, June 2017.
   Web of Science ®Google Scholar
• M. Zabeli, N. Caka, M. Limani, and Q. Kabashi, “Impact of MOSFET’S performance on Its threshold voltage and Influence on design of MOS Inverters,” WSEAS Transactions on Systems and Control, Vol. 3, no. 4, pp. 259–268, April 2008.
   Google Scholar
• K. P. Pradhan, M. R. Kumar, S. K. Mohapatra, and P. K. Sahu, “Analytical modeling Of threshold voltage For Cylindrical gate All Around (CGAA) MOSFET using Center potential,” Ain Shams Engineering Journal, Vol. 6, no. 4, pp. 1171–1177, Dec. 2015. doi: https://doi.org/10.1016/j.asej.2015.04.009
   Google Scholar
• A. Kumar, S. Bhushan, and P. K. Tiwari, “A threshold voltage model of Silicon-Nanotube based Ultra-Thin double gate-All-Around (DGAA) MOSFETs Incorporating Quantum Confinement Effects,” IEEE Trans. Nanotechnol., Vol. 16, no. 5, pp. 868–875, Sept.2017. doi: https://doi.org/10.1109/TNANO.2017.2717841
   Google Scholar
• T. A. Oproglidis, A. Tsormpatzoglou, D. H. Tassis, T. A. Karatsori, S. Barraud, G. Ghibaudo, and C. A. Dimitriadis, “Analytical drain current compact model in the Depletion Operation region of short-channel Triple-gate Junctionless transistors,” IEEE Trans. Electron Devices, Vol. 64, no. 1, pp. 66–72, Jan. 2017. doi: https://doi.org/10.1109/TED.2016.2632753
   Web of Science ®Google Scholar
• Q. Chen, M. Harrell, and J. D. Meindl, “A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETS,” IEEE Transaction on Electronic Device, Vol. 50, no. 7, pp. 1631–1637, July 2003. doi: https://doi.org/10.1109/TED.2003.813906
   Google Scholar
• H. Agarwal, C. Gupta, and P. Kushwaha, “Analytical modeling and experimental validation of threshold voltage in Bsim6 MOSFET model,” IEEE Journal of the Electron Devices Society, Vol. 3, no. 3, pp. 240–243, May 2015. doi: https://doi.org/10.1109/JEDS.2015.2415584
   Google Scholar
• B. J. Van Zeghbroeck. “Principles of Semiconductor Devices,” Ch. 7, 1997.
   Google Scholar
• M. S. Lundstrom, “On the mobility versus drain current Relation for a Nanoscale MOSFET,” IEEE Electron Device Letter, Vol. 22, no. 6, pp. 278–280, June 2001. doi: https://doi.org/10.1109/55.924846
   Google Scholar
• A. Paul, B. Pramanick, B. Bhattacharya, and T. K. Bhattacharyya, “Deoxyribonucleic Acid Functionalized Carbon Nanotube Network as Humidity sensors,” IEEE Sensor Journal, Vol. 13, no. 5, pp. 1806–1816, May 2013. doi: https://doi.org/10.1109/JSEN.2012.2234451
   Google Scholar